[SI-LIST] Memory Signal Integrity

Hi Expert,
  I have a question on memory signal integrity:
  For memory write cycle, both data and clock signals are probed at the memory 
device (SDRAM).
  For memory read cycle, data signal is probed at the CPU (memory controller).  
But where should I probe the clock signal - at the CPU (source) or at the 
memory device (destination)?  The clock signal is much cleaner at the memory 
device.
   
  Thanks,
  Kenny
                                
---------------------------------
Get your own web address for just $1.99/1st yr. We'll help. Yahoo! Small 
Business.

------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List FAQ wiki page is located at:
                http://si-list.org/wiki/wiki.pl?Si-List_FAQ

List technical documents are available at:
                http://www.si-list.org

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu

Other related posts: