Hi All, This is something that a peculiar circumstance has forced us into thinking about, and I would like to tap into the collective wisdom of this list. - What is industry standard practice for characterizing jitter in production testing of ICs? Particularly for those of you at semiconductor shops, what does your company do? - I am aware that Wavecrest sells into the ATE market Is it relatively common practice to include something like this for testing complex devices? - How about significantly less sophisticated methods of frequency counting? - Has any of you run into jitter related test escapes? We recently ran into *one lot* of NPU's (from a vendor who shall remain unnamed, inspite of un-stellar customer responsivemess) that exhibited a very high amount of jitter from the PLL going unstable at the frequency of operation. Somehow this escaped their testing (we dont know what that involves, due to said unresponsiveness), and neither the vendor nor their other customers ran into this lot, it would seem. (Perhaps some customers used a lower frequency of operation for this clock domain). We are still in engineering mode, hence we zeroed in on this reasonably quickly. But the question of how to prevent such occurences in production mode is something that my company is scratching it's head about. Any tips? Thanks Jay -- Binary/unsupported file stripped by Ecartis -- -- Type: application/ms-tnef -- File: winmail.dat ------------------------------------------------------------------ To unsubscribe from si-list: si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field or to administer your membership from a web page, go to: //www.freelists.org/webpage/si-list For help: si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field List archives are viewable at: //www.freelists.org/archives/si-list or at our remote archives: http://groups.yahoo.com/group/si-list/messages Old (prior to June 6, 2001) list archives are viewable at: http://www.qsl.net/wb6tpu