[SI-LIST] DesignCon East IBIS Summit Agenda and Registration Reminder

------------------------------------------------------------------------
A reminder: registrants for the IBIS Summit at DesignCon East get the=20
full three-day conference admission free if they pre-register on-line,
but only through tomorrow (Wednesday, March 31)!

After that date, walk-in registration is required.  Save yourself time
at the event and register now if you plan to attend the summit!

The link to register is:

http://www.iec.org/events/2004/designcon_east/registration/ibis_reg.html

Summit attendees must also send email to Terry Roulic,=20
troulic@xxxxxxxxxx, to confirm their registration.

- Michael Mirmak
  Intel Corp.
  Chair, EIA/IBIS Open Forum

------------------------------------------------------------------------

AGENDA, IBIS SUMMIT MEETING
April 5, 2004 at DesignCon East

Holiday Inn, Boxborough Woods
Boxborough, Massachusetts
=20
Room: Directors Room
      (check signs at site)

Teleconference: 916-356-2663
     Bridge No: 3
     Passcode:  242-0634

Those requiring toll-free access must register with=20
Terry Roulic (troulic@xxxxxxxxxx) or Barry Katz (bkatz@xxxxxxxxxx) at=20
least 24 hours in advance.

All times US Eastern Daylight

------------------------------------------------------------------------
=20
8:30 AM     Refreshments & Sign In
=20
9:00 AM     Introductions
            - Welcome to Summit
            - Introductions
            - Opens for New Issues and Discussion Topics
=20
9:15 AM     IBIS Chair's Report & Roadmap
            Michael Mirmak, Intel Corporation
=20
9:45 AM     IBIS Quality Specification Tour
            Bob Haller, Signal Integrity Software (SiSoft)

10:15 AM    Break
=20
10:30 AM    IBIS Hierarchical Overrides and BIRD88
            Bob Ross, Teraspeed Consulting Group
=20
11:00 AM    Issues with C_comp and Differential Multi-stage
            IBIS Models
            Michael Mirmak, Intel Corporation
=20
11:45 AM    Lunch (hosted by DesignCon)
=20
1:00 PM     Case Study: Using IBIS Buffer Models for Pre-Emphasis
            Lance Wang, Cadence Design Systems

1:45 PM     A VHDL-AMS Pre/De-Emphasis Buffer Model
            Arpad Muranyi, Intel Corporation

2:30 PM     Break

2:45 PM     Open Discussion and Ad Hoc Topics
            All
=20
4:45 PM     Concluding Items
            - Next Open Forum Meeting: April 23, 2004
=20
5:00 PM     End of IBIS Summit Meeting
=20
------------------------------------------------------------------------
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List FAQ wiki page is located at:
                http://si-list.org/wiki/wiki.pl

List technical documents are available at:
                http://www.si-list.org

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu

Other related posts: