[SI-LIST] Re: Decoupling for PLL
- From: steve weir <weirsp@xxxxxxxxxx>
- To: Ray Anderson <reanderson@xxxxxxxxxxxxx>, si-list@xxxxxxxxxxxxx
- Date: Thu, 26 Aug 2004 12:05:26 -0700
Ray, zhang_kun, any linear filter book will show you your
options. Basically, you should start with the required impedance of the
filter at DC, use that to determine your resistor, and then derive L and C
based on the cut-off frequency required. To contain the ringing, set the
damping coefficient to a reasonably high value. Circuit 3A used to be very
popular with voltage mode switching power supplies.
Steve.
At 11:26 AM 8/26/2004 -0700, Ray Anderson wrote:
>As Steve mentioned, the problem most likely stems from peaking in your
>supposed low pass filter network.
>The typical low pass filter that is realized with a random inductor or
>ferrite bead and a random capacitor (as they are usually made (not
>designed), isn't an impedance matched filter and exhibits peaking
>(typically 10 to 20 dB) somewhere near the roll-off frequency. This is due
>in part to the very low impedance of the P/S driving the filter.
>
>There are several ways to fix the problem. The simplest is to put a small
>resistor in series with the inductor.
>The value needs to be small enough to not introduce excessive DC drop, but
>large enough to de-Q the circuit and eliminate the objectionable peaking.
>See http://si-list.org/files/tech_files/power_filt.pdf for a short
>document I put together a while back that describes the problem and
>simulation of same. For a more elegant solution, see the paper by
>Erickson ( http://ece-www.colorado.edu/~rwe/papers/APEC99.pdf ) and
>implement one of the filter topologies described in Figure 3 on page 2. I
>recommend the topology of figure 3a. which uses a shunt connected series
>RC compensation network (component value calculation described in section
>V.) . This circuit doesn't have the DC drop issue that the simple series R
>solution has.
>
>-Ray Anderson
>
>
>
>steve weir wrote:
>
>>At 12:04 AM 8/27/2004 +0800, zhangkun 29902 wrote:
>>
>>
>>>Dear all
>>>
>>>I have a question about decoupling for PLL. In one of our PCB, there are
>>>three PLL. PI decoupling circuit is used. When the inductor is used, the
>>>PCB does not work. When resistor of 0 ohm is used, the PCB work well.
>>>
>>
>>This is due to the inductor peaking. You can capture your clock output
>>and put it through an FFT, and also capture the PS voltage and put it
>>through an FFT. The problem frequency(s) should correlate. PLLs can be
>>sensitive to rather low frequency noise, some all the way down to the KHz.
>>
>>Steve.
>>
>>
>.
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
//www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List FAQ wiki page is located at:
http://si-list.org/wiki/wiki.pl?Si-List_FAQ
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
//www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
