[SI-LIST] DDR2 design issues?

hello everyone:
    I will use DDR2 in my design ,and the DDR2 controller surpport ODT function 
 .I think if I take use of ODT function ,pull-up resistor connected 
 to VTT (0.5VDD) will not be needed in all the signal pins.But I got a demo 
design from chip applier that use 50ohm pull-up resistor connected 
 to VTT in all the signal pins.Can anyone tell me whether pull-up resistor 
connected  to VTT is needed in my design?If needed,please tell me how to design 
it ,thanks!

      
____________________________________________________________________________________
Be a better friend, newshound, and 
know-it-all with Yahoo! Mobile.  Try it now.  
http://mobile.yahoo.com/;_ylt=Ahu06i62sR8HDtDypao8Wcj9tAcJ

------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field


List technical documents are available at:
                http://www.si-list.net

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu

Other related posts: