[SI-LIST] Re: Clock Jitter - PDN Impedance Profile
- From: Cosmin Iorga <ci249534@xxxxxxxxx>
- To: "Pietz, Greg P" <greg.pietz@xxxxxx>, "si-list@xxxxxxxxxxxxx" <si-list@xxxxxxxxxxxxx>
- Date: Tue, 30 Jun 2009 12:13:37 -0700 (PDT)
Greg,
In addition to all the advice you've got so far, you can investigate this
problem by measuring the frequency characteristic of the power distribution
impedance seen by the clock generator IC, driver, and receiver circuits, and
compare the magnitude and frequency of resonance peaks between your board and
the original proto board and also with your clock frequency. Contact me if you
have questions about how to measure the freq. char. of PDN.
Cosmin Iorga, Ph.D.
NoiseCoupling.com
http://www.noisecoupling.com
________________________________
From: "Pietz, Greg P" <greg.pietz@xxxxxx>
To: "si-list@xxxxxxxxxxxxx" <si-list@xxxxxxxxxxxxx>
Sent: Tuesday, June 30, 2009 6:55:10 AM
Subject: [SI-LIST] Clock Jitter
We have a board design using PCIe. The PCIe reference clock for each ASIC
comes from a clock generator IC. On initial proto boards, build in the USA,
the clock jitter was about 78ps or less on all boards tested. We then had
boards built overseas and are seeing jitter of 90 to 100ps. This is greater
then the spec allows and is causing problems with the link. I did a TDR of the
clock traces and they are 100 ohms differential.
For two of the board vendors I was able to make some changes to the design to
get their jitter in spec. For the third vendor I have been unable to fix the
jitter problem.
The board stackup is the standard 6 layer design. The clocks all reference the
ground plan.
My question is what can a board vendor do to increase clock jitter.
Thanks,
Greg
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List technical documents are available at:
http://www.si-list.net
List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List technical documents are available at:
http://www.si-list.net
List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Other related posts:
- » [SI-LIST] Re: Clock Jitter - PDN Impedance Profile - Cosmin Iorga