Having more CPUs means more CPUs to handle interrupts, but that
is not always a gian either since the interrupt context often
goes cache cold...
Cool stuff :)
That leads to the question, how are hardware-initiated interrupts dispatched
to CPUs? E.g. are IO controllers bound to specific CPUs, or is there some
round-robin mechanism?