Hi there, I am trying to set a constraint that will force signals to be routed on particular layers. Basically I want to be able break out to a via on the surface to a maximum distance, then only use certain internal layers, and DRCs if someone inadvertantly routes on a non preferred layer. I know how to set this up in a SPECCTTRA do file, but cannot figure out how to set it up in Allegro. I think I can use the property MAX_EXPOSED_LENGTH for the breakout, but what about the internal layers? And have seen a property LAYERSET_GROUP in the documentation, but this property is currently not supported. We are using 15.2. Thanks to those who replied to my question on displaying non plated holes. Steve. Steve Kingdon PCB Designer Allied Telesyn Research. NOTICE: This message contains privileged and confidential information intended only for the use of the addressee named above. If you are not the intended recipient of this message you are hereby notified that you must not disseminate, copy or take any action in reliance on it. If you have received this message in error please notify Allied Telesyn Research Ltd immediately. Any views expressed in this message are those of the individual sender, except where the sender has the authority to issue and specifically states them to be the views of Allied Telesyn Research. ----------------------------------------------------------- To subscribe/unsubscribe: Send a message to icu-pcb-forum-request@xxxxxxxxxxxxx with a subject of subscribe or unsubscribe To view the archives of this list please login at //www.freelists.org. Our list name is icu-pcb-forum or go to //www.freelists.org/archives/icu-pcb-forum/ Problems or Questions: Send an email to icu-pcb-forum-admins@xxxxxxxxxxxxx Want to post a job listing ? DON'T DO IT HERE! Better yet, join our jobs listing forum. SUBSCRIBE: icu-jobs-forum-subscribe@xxxxxxxxxx POST: icu-jobs-forum@xxxxxxxxxx -----------------------------------------------------------