[PCB_FORUM] Re: NO_VIA_CONNECT property

One use is when you don't want the via to tie to a ground or power plane
because you want to tie it on an etch layer.

Richard Van Os 

-----Original Message-----
From: icu-pcb-forum-bounce@xxxxxxxxxxxxx
[mailto:icu-pcb-forum-bounce@xxxxxxxxxxxxx] On Behalf Of Les Wong
Sent: Friday, August 17, 2007 11:38 AM
To: icu-pcb-forum@xxxxxxxxxxxxx
Subject: [PCB_FORUM] NO_VIA_CONNECT property

Hi All:

I am trying to use the via property: NO_VIA_CONNECT 

Does anyone know what this property is supposed to control ?

Here is the documented definition:

The NO_VIA_CONNECT property, attached to a pin or via, specifies that
padstacks are not connected even when they overlap.

Thanks,
Les Wong

-----------------------------------------------------------
To subscribe/unsubscribe: 
Send a message to icu-pcb-forum-request@xxxxxxxxxxxxx
with a subject of subscribe or unsubscribe

To view the archives of this list go to
http://www.freelists.org/archives/icu-pcb-forum/

Problems or Questions:
Send an email to icu-pcb-forum-admins@xxxxxxxxxxxxx
-----------------------------------------------------------
-----------------------------------------------------------
To subscribe/unsubscribe: 
Send a message to icu-pcb-forum-request@xxxxxxxxxxxxx
with a subject of subscribe or unsubscribe

To view the archives of this list go to 
http://www.freelists.org/archives/icu-pcb-forum/

Problems or Questions:
Send an email to icu-pcb-forum-admins@xxxxxxxxxxxxx
-----------------------------------------------------------

Other related posts: