[PCB_FORUM] Mask to Mask (Stacked Blind vias) False Error.
- From: Mark Salberg <msalberg@xxxxxxxxxxxx>
- To: Cadence User Group <icu-pcb-forum@xxxxxxxxxxxxx>
- Date: Mon, 17 Apr 2006 14:52:26 -0400
Hello all,
In Allegro V.15.1, I have a top thru layer 8 blind via and layer 13 thru
20 blind via stacked over one another.
I also have Soldermask to soldermask spacing set to 4mil in Constraint /
Design Constraint set to 4 mil spacing.
No bottom mask set in top blind via and visa-versa.
PROBLEM: I am getting a DRC (M/M) from top blind mask to bottom blind mask.
Any sugestions?
Thanks,
Mark
_____________________________________________________________________________
Scanned by IBM Email Security Management Services powered by MessageLabs. For more information please visit http://www.ers.ibm.com
_____________________________________________________________________________
-----------------------------------------------------------
To subscribe/unsubscribe:
Send a message to icu-pcb-forum-request@xxxxxxxxxxxxx
with a subject of subscribe or unsubscribe
To view the archives of this list go to
http://www.freelists.org/archives/icu-pcb-forum/
Problems or Questions:
Send an email to icu-pcb-forum-admins@xxxxxxxxxxxxx
-----------------------------------------------------------
Other related posts:
- » [PCB_FORUM] Mask to Mask (Stacked Blind vias) False Error.