[PCB_FORUM] Re: Length matching for DDR
- From: "Austin Franklin" <allegrolist@xxxxxxxxxxxx>
- To: <icu-pcb-forum@xxxxxxxxxxxxx>
- Date: Thu, 28 Feb 2008 10:58:16 -0500
Hi Al,
> I constrained my design to the
> guidelines put out by micron in TN-46-14.
That app note references another app note that outlines the analysis of how
a length match constraint can be calculated for DDR DQ/DQS/DM data group:
http://download.micron.com/pdf/technotes/DDR/tn4611.pdf
From what I can tell from a cursory reading, for DDR, it gives a very good
outline of the overall analysis process, and the issues involved in
calculating "correct" numbers for length matching constraints in general.
Regards,
Austin
-----------------------------------------------------------
To subscribe/unsubscribe:
Send a message to icu-pcb-forum-request@xxxxxxxxxxxxx
with a subject of subscribe or unsubscribe
To view the archives of this list go to
http://www.freelists.org/archives/icu-pcb-forum/
Problems or Questions:
Send an email to icu-pcb-forum-admins@xxxxxxxxxxxxx
-----------------------------------------------------------
- References:
- [PCB_FORUM] Re: Length matching for DDR
- From: Alan Williams
Other related posts:
- » [PCB_FORUM] Re: Length matching for DDR
- » [PCB_FORUM] Re: Length matching for DDR
- » [PCB_FORUM] Re: Length matching for DDR
- » [PCB_FORUM] Re: Length matching for DDR
- » [PCB_FORUM] Re: Length matching for DDR
- [PCB_FORUM] Re: Length matching for DDR
- From: Alan Williams