[PCB_FORUM] Re: Design a complete layout using mentor schematics andAllegro Layout tool setup

Hi Sathish

Here is the answer for your Question.3

With Design Compare, you can load Cadence PCB XML netlist files or import
other netlist file types listed below. Then you can display several files
for comparison at one time.

You can import netlist data from the following file types:

    *

      Allegro PCB Editor Third-Party Netlist File - a netlist imported
from a third-party tool using the netin command
    *

      Allegro PCB Editor Net List Report File - a netlist created by
running the Allegro PCB Editor Net List report on an Allegro PCB
Editor board
    *

      Allegro PCB Editor Net View Extract File - a netlist created using
the Allegro PCB Editor extracta command
    *

      Mentor Nets File - a netlist and component list in Mentor format
    *

      Mentor Neutral File - a Mentor file in ASCII format that provides
information about nets, geometry, pins, board locations, drill
holes, pads, and testpoints

To maintain the data in XML format, you can save the netlist files in the
Design Compare window.

Regards
Kumaran M

> Hi
> I have a requirement to design a board from mentor schematics and to work
> the layout in Cadence Allegro tool. I got some suggestions from forum to
> translate the netlist from mentor to Cadence earlier.
> Can you provide your suggestions about this setup and difficulties working
> on different tools so that i can prepare myself about each milestones.
> I have some questions on working on these ways. Pls provide your answers.
> 1) Once all the intial netlist .tel gets imported into Allegro tool, if we
> need to import netlsit changes (eco) at many times in the middle phase of
> project. How it can be imported each time without any issues using third
> party allegro netlist.
> 2) How can the back annotation process works from allegro layout to mentor
> schematics. Isit possible?
> 3) How can we compare the final layout and netlist with different packages
> to go ahead on gerbers release.
> Pls let me know if any more problems expected in this design execution
> process. This is a fairly complex design with around 22 layers.
> Expecting your valuable answers and suggestions. Thanks in Advance.
>
>
>
>
>
> With Sincere,
> Sathish.
> GDA Technologies, Inc.
> " Efforts may fail but, dont fail to make Efforts "
>
>
>
>
>
>
>
>
>
>
>
>  Sue.Reade@xxxxxxxxxxxxxxxxxxxxxxxx@freelists.org/TB
>
>
>
> ----------------------------------------------------------- To
> subscribe/unsubscribe: Send a message to
> icu-pcb-forum-request@xxxxxxxxxxxxx with a subject of subscribe or
> unsubscribe To view the archives of this list go to
> http://www.freelists.org/archives/icu-pcb-forum/ Problems or Questions:
> Send an email to icu-pcb-forum-admins@xxxxxxxxxxxxx
> -----------------------------------------------------------
>
>
>
>
>
>
>
> -----------------------------------------------------------
> To subscribe/unsubscribe:
> Send a message to icu-pcb-forum-request@xxxxxxxxxxxxx
> with a subject of subscribe or unsubscribe
>
> To view the archives of this list go to
> http://www.freelists.org/archives/icu-pcb-forum/
>
> Problems or Questions:
> Send an email to icu-pcb-forum-admins@xxxxxxxxxxxxx
> -----------------------------------------------------------
>
-----------------------------------------------------------
To subscribe/unsubscribe: 
Send a message to icu-pcb-forum-request@xxxxxxxxxxxxx
with a subject of subscribe or unsubscribe

To view the archives of this list go to 
http://www.freelists.org/archives/icu-pcb-forum/

Problems or Questions:
Send an email to icu-pcb-forum-admins@xxxxxxxxxxxxx
-----------------------------------------------------------

Other related posts: