[PCB_FORUM] Re: Constraint manager xnets
- From: "Austin Franklin" <austin@xxxxxxxxxxxx>
- To: <icu-pcb-forum@xxxxxxxxxxxxx>
- Date: Fri, 27 Jan 2006 14:11:21 -0500
Hi Patrick,
> Note: you need to assigned a length restriction on the short side of the
> series termination, reason, is that you really do not want to add length
> at the short side of the series termination, any extra trace delay
> should be added at the receiver side of the signal.
That is design dependant, and there is an exception. Keep in mind, he is
talking about the DQS/DQ/DM group, not the address control group. For the
address/control group, the series terminator is close to the source and your
suggestion is correct. In the case of the data groups, the series
terminator is either one at each end, where your suggestion is
correct...applied to both ends, or one kept midway between the two drivers,
and therefore there really is no short side.
He also didn't say if he was using VTT, and if so, he needs to set-up the
match group using pinpairs, not nets, and set-up a match group from the
ASIC/FPGA to the DDR. If there is more than one DDR on those nets, each has
it's own match group, and then some critical topology issues have to be
addressed as well). Then set-up another match group from the ASIC/FPGA to
the VTT. The one to VTT is far less critical, and can be typically 2x the
one to the DDR.
If there is only one DDR per data signal, then you tap the VTT through the
DDR pin. If you have multiple DDRs sharing the data signals, then you tap
the VTT right at the branch point (same goes for the control group). Keep
the branch point close to the DDR, and use scheduling and virtual pins to
enforce the topology.
Most of this is assuming this is component DDR, not module DDR. Rules are
slightly different for using memory modules.
Regards,
Austin
-----------------------------------------------------------
To subscribe/unsubscribe:
Send a message to icu-pcb-forum-request@xxxxxxxxxxxxx
with a subject of subscribe or unsubscribe
To view the archives of this list please login at
http://www.freelists.org. Our list name is icu-pcb-forum
or go to http://www.freelists.org/archives/icu-pcb-forum/
Problems or Questions:
Send an email to icu-pcb-forum-admins@xxxxxxxxxxxxx
Want to post a job listing ? DON'T DO IT HERE!
Better yet, join our jobs listing forum.
SUBSCRIBE: icu-jobs-forum-subscribe@xxxxxxxxxx
POST: icu-jobs-forum@xxxxxxxxxx
-----------------------------------------------------------
- References:
- [PCB_FORUM] Re: Constraint manager xnets
- From: Patrick Jabbaz
Other related posts:
- » [PCB_FORUM] Constraint manager xnets
- » [PCB_FORUM] Re: Constraint manager xnets
- » [PCB_FORUM] Re: Constraint manager xnets
- » [PCB_FORUM] Re: Constraint manager xnets
- » [PCB_FORUM] Re: Constraint manager xnets
- » [PCB_FORUM] Re: Constraint manager xnets
- » [PCB_FORUM] Re: Constraint manager xnets
- » [PCB_FORUM] Re: Constraint manager xnets
- » [PCB_FORUM] Re: Constraint manager xnets
- » [PCB_FORUM] Re: Constraint manager xnets
- » [PCB_FORUM] Re: Constraint manager xnets
- » [PCB_FORUM] Re: Constraint manager xnets
- [PCB_FORUM] Re: Constraint manager xnets
- From: Patrick Jabbaz