[PCB_FORUM] Re: Component Heights?

Don't forget to allow for "float" height in your soldering process when setting the max height value. 

Bolman, Shirley H wrote:
We have been adding the MAX package height to physicals for years. In addition we add the max height to every line entry
in the part.ptf files. This is because some mfg create an 0603 resistor at .026 high and someone else may create it at .022.
We have a script that will read the HEIGHT field from the part.ptf and replace the actual max height on a part number basis.
So after the script is run, a board may have two 0603 resistors side by side but one is 26 mils tall and the other is 22. 



Shirley

It is a*/ PRIVILEGE/* to be born free.
    It is a*/ RIGHT/* to live free.
        It is a*/ DUTY/* to die free.

------------------------------------------------------------------------
*From:* icu-pcb-forum-bounce@xxxxxxxxxxxxx [mailto:icu-pcb-forum-bounce@xxxxxxxxxxxxx] *On Behalf Of *ameehan@xxxxxxxxxxxxxx 
*Sent:* Friday, March 20, 2009 7:15 PM
*To:* icu-pcb-forum@xxxxxxxxxxxxx
*Subject:* [PCB_FORUM] Re: Component Heights?


Thanks very much - we'll give this a try!

-----Original Message-----
From: Bill Dempsey
Sent: Mar 20, 2009 10:04 PM
To: icu-pcb-forum@xxxxxxxxxxxxx
Subject: [PCB_FORUM] Re: Component Heights?
Be sure to have a PLACE_BOUND_TOP (and bottom if needed) shape on the package. Setup the height under Setup->Areas->Package Height
When you export the symbols with IDF the package height on that shape is exported with the symbol. Works quite nicely.
*From:* icu-pcb-forum-bounce@xxxxxxxxxxxxx [mailto:icu-pcb-forum-bounce@xxxxxxxxxxxxx] *On Behalf Of *ameehan@xxxxxxxxxxxxxx 
*Sent:* Friday, March 20, 2009 8:52 PM
*To:* icu-pcb-forum@xxxxxxxxxxxxx
*Subject:* [PCB_FORUM] Component Heights?
Is anyone using a component height property on Allegro package or mechanical symbols? What is the correct syntax (we're using 16.2)? We haven't done that here, and I can't find any guides on Sourcelink.
The plan is to add the height at the package symbol level and export it to SolidWorks using IDF. Has anyone out there had success with this method of checking for comp-to-enclosure violations? Thanks for any info you can provide. 

Alexis Meehan, Opnext, Inc.
----------------------------------------------------------- To subscribe/unsubscribe: Send a message to icu-pcb-forum-request@xxxxxxxxxxxxx with a subject of subscribe or unsubscribe To view the archives of this list go to http://www.freelists.org/archives/icu-pcb-forum/ Problems or Questions: Send an email to icu-pcb-forum-admins@xxxxxxxxxxxxx -----------------------------------------------------------
----------------------------------------------------------- To subscribe/unsubscribe: Send a message to icu-pcb-forum-request@xxxxxxxxxxxxx with a subject of subscribe or unsubscribe To view the archives of this list go to http://www.freelists.org/archives/icu-pcb-forum/ Problems or Questions: Send an email to icu-pcb-forum-admins@xxxxxxxxxxxxx ----------------------------------------------------------- 
-----------------------------------------------------------
To subscribe/unsubscribe: Send a message to icu-pcb-forum-request@xxxxxxxxxxxxx 
with a subject of subscribe or unsubscribe

To view the archives of this list go to 
http://www.freelists.org/archives/icu-pcb-forum/

Problems or Questions:
Send an email to icu-pcb-forum-admins@xxxxxxxxxxxxx
-----------------------------------------------------------

Other related posts: