List for developers of a simple CPU for special purposes in VHDL. This CPU is developed during the labcourse "Developing of digital systems with VHDL" at the Technical University of Munich, Germany. Mailingliste der Gruppe 4 Vorlesung "Entwicklung digitaler Systeme mit VHDL", Prof. Ecker TU München