Go to the FreeLists Home Page Home Signup Help Login
 



[si-list] || [Date Prev] [11-2006 Date Index] [Date Next] || [Thread Prev] [11-2006 Thread Index] [Thread Next]

[SI-LIST] Job opening: Signal Integrity Engineer

  • From: Tanmoy Roy <TRoy@xxxxxxxxxxxxxxxxxxx>
  • To: si-list@xxxxxxxxxxxxx
  • Date: Fri, 10 Nov 2006 11:55:42 -0800

We have a job opening for a Signal Integrity Engineer at Extreme Networks in
Santa Clara, CA.

If you are interested, please send me your resume or we can talk
offline about the job.

Job Description:
The Advanced Development Group at Extreme Networks is seeking a Signal
Integrity Engineer. The group provides a dynamic, communicative environment
offering opportunities for cross training in the areas of opto-electric
devices, Ethernet PHYs, clock tree distribution and jitter measurement and
mitigation techniques. 

Responsibilities: 

1. Use analytical and simulation tools to generate design guidelines and
stackups for high-speed boards and multi-gbps backplanes with cost and
design tradeoffs in consideration. 
2. Detailed placement and routing review for boards and backplanes.
3. Post layout simulation on boards as required. 
4. Digital interconnect, packaging, high-speed I/O buffer analysis and
simulation. Includes accurate timing and voltage margin analysis. 
5. Signal integrity measurement and verification in the lab using high speed
scopes, network and spectrum analyzers, BERT and other test equipment. 
6. Experience with SERDES based interfaces running above 1Gbps and DDR/QDR
memory and PCI interface would be advantageous. Equal Employment Opportunity
Employer 


Requirements: 

* Proficiency in HSPICE and 3D field solver (CST). 
* Proficiency in ADS or simulating Serdes based designs.
* Proficiency in TDR based equipment and measurement capability. 
* Proficiency in S-parameter modeling and measurement.
* Familiarity with tools like Sigrity, MATLAB. 
* Familiarity with PCB fabrication technology and stackup design. 
* Proficiency in a post-layout simulation tool (HyperLynx GHz). 
* Familiarity with latest time and frequency domain test equipment. 
* Good understanding of ASIC I/O development and high-speed digital system
design and verification. 
* Ideal candidate would have MSEE degree with 5 years or BSEE degree with 7
years of relevant experience.

Required Skills: HSpice, ADS, Serdes based designs, TDA IConnect.
 
Tanmoy Roy
 
Extreme Networks
Tel: 408.579.2821
 
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List FAQ wiki page is located at:
                http://si-list.org/wiki/wiki.pl?Si-List_FAQ

List technical documents are available at:
                http://www.si-list.org

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  





[ Home | Signup | Help | Login | Archives | Lists ]

All trademarks and copyrights within the FreeLists archives are owned by their respective owners.
Everything else ©2007 Avenir Technologies, LLC.