Go to the FreeLists Home Page Home Signup Help Login
 



[si-list] || [Date Prev] [11-2003 Date Index] [Date Next] || [Thread Prev] [11-2003 Thread Index] [Thread Next]

[SI-LIST] Re: EMC

  • From: vasudevan.duraiswamy@xxxxxxxxxxx
  • To: subbu@xxxxxxxxxxxxxxxxxxx
  • Date: Wed, 5 Nov 2003 19:55:42 +0530
Hi,

    I agree with Chris,  about SI with adjacent  Power or GND  layers.

my comments & suggessions

 no need for GND filling in the external layers.
provide reasonale edge clearance for routing in external layers & inner layers
better to use inner layers as planes instead of filling
 you can consider changing the layer stack in a way to get better power 
intergrity & SI

With Best Regards,

Vasudevan D
Sr.Technical Leader - PCB Design
Philips Digital Systems Lab
Philips Innovation Campus, #1, Murphy Road, Bangalore - 560 008
Telephone: +91-80-557-9000 x5030
Fax : +91-80-554-6645


                                                                                
                                                                       
                                                                                
                                                                       
                                                   To:   
<si-list@xxxxxxxxxxxxx>                                                         
              
                                                   cc:   (bcc: Vasudevan 
Duraiswamy/BTC/PDSL/PHILIPS)                                                  
                                                   Subject:    [SI-LIST] EMC    
                                                                       
                                                                                
                                                                       
               "subramani"                         Classification:              
                                                                       
               <subbu@xxxxxxxxxxxxxxxxx                                         
                                                                       
               om>                                                              
                                                                       
                                                                                
                                                                       
               Sent by:                                                         
                                                                       
               si-list-bounce@freelists                                         
                                                                       
               .org                                                             
                                                                       
                                                                                
                                                                       
               2003-11-05 11:45 AM                                              
                                                                       
               Please respond to subbu                                          
                                                                       
                                                                                
                                                                       
                                                                                
                                                                       




Hello,

I am doing a board design. It has to pass stringent EMI tests.

Mine is a 10 layer board.

The board stack up is
1    TOP component, GND filling
2    Power
3    signal
4    GND filling
5    signal
6    Signal
7    GND filling
8    Signal
9    Power
10  Bottom Component, GND filling

The board has SDRAM operating at 100Mhz. Where should I route the clocks.
Could anyone tell me about the ways and means of reducing EMI.
The SDRAM is placed that is near to the edge of PCB. Will it cause
radiation.
Is there a formula for keepout distance.

Regards
Subramani
Mistral


------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:
                         http://www.freelists.org/archives/si-list
or at our remote archives:
                         http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                         http://www.qsl.net/wb6tpu







------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  





[ Home | Signup | Help | Login | Archives | Lists ]

All trademarks and copyrights within the FreeLists archives are owned by their respective owners.
Everything else ©2007 Avenir Technologies, LLC.