
|
[si-list]
||
[Date Prev]
[09-2007 Date Index]
[Date Next]
||
[Thread Prev]
[09-2007 Thread Index]
[Thread Next]
[SI-LIST] Re: PCI Express Simulation @ 5Gbps (Gen2 Speed)
- From: "Corey Kimble" <coreyk@xxxxxxxxxx>
- To: <j.jebakumarsamuel@xxxxxxxxxxxxx>
- Date: Tue, 11 Sep 2007 12:00:48 -0400
Jebakumar Samuel,
I do not know who your connector vendor is, but I presume you are
looking for a connector model of the edge card style connector defined
by the PCIe specification.
In addition to the thorough connector models available from Tyco
Electronics, you can also find signal integrity support, in the form of
connector models (HSPICE format, but can be translated to Touchstone
format if needed). These models include the connector and footprint
breakout region (i.e., what we call Final Inch) based on the defined pin
mapping from the PCIe specification.
Samtec also has PCIe based application notes for Samtec's PCIE series
connector (thru hole version).
For more information, go to www.samtec.com?PCIE=20
Regards,
Corey Kimble
Signal Integrity Product Engineer
Samtec USA - Signal Integrity Group
1.717.697.7434
SIG@xxxxxxxxxx
-----Original Message-----
From: si-list-bounce@xxxxxxxxxxxxx [mailto:si-list-bounce@xxxxxxxxxxxxx]
On Behalf Of Michael Greim
Sent: Tuesday, September 11, 2007 11:13 AM
To: j.jebakumarsamuel@xxxxxxxxxxxxx; SI - LIST
Subject: [SI-LIST] Re: PCI Express Simulation @ 5Gbps (Gen2 Speed)
This should be a good starting point for you.
http://www.tycoelectronics.com/documentation/spiceelectricalmodels/model
s=3D
.asp
Best Regards,
=3D20
Michael C. Greim
512-740-9097
=3D20
And all this science they don't understand
is just my job six days a week.....
=3D20
We will either find a way
or make one...... -Hannibal
-----Original Message-----
From: si-list-bounce@xxxxxxxxxxxxx [mailto:si-list-bounce@xxxxxxxxxxxxx]
=3D
On Behalf Of J.Jebakumar Samuel
Sent: Tuesday, September 11, 2007 9:47 AM
To: 'SI - LIST'
Subject: [SI-LIST] PCI Express Simulation @ 5Gbps (Gen2 Speed)
Hi Guys,
I am designing a PCI Express add-in card and i am planning to simulate =
=3D
the PCI Express interface. I tried to obtain the connector models from
=3D
the vendors but i was not able to obtain one. How do i model the =3D
s-parameters of the connector?
Regards,
Jebakumar Samuel
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List technical documents are available at:
http://www.si-list.net
List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
|

|