Go to the FreeLists Home Page Home Signup Help Login 		 



Thread Index for si-list, 09-2006

[si-list] || [09-2006 Date Index] [09-2006 Thread Index]

  1. [SI-LIST] Re: What do you do?, Lynne D. Green
  2. [SI-LIST] Re: May I know how can I check the ibis model from vendor, Lynne D. Green
  3. [SI-LIST] Asian IBIS Summit (Japan) Announcement, Mirmak, Michael
  4. [SI-LIST] About Generator short circuit current for EIA/TIA-644(LVDS) specification, wbchen . karen
  5. [SI-LIST] stocksubj2, Peggy Thurman
  6. [SI-LIST] Current Bias Chip, Srivats Partha
  7. [SI-LIST] Re: Timing equations - help, hreidmarkailen
  8. [SI-LIST] Impedance without a reference plane, Bharathkumar Raju
  9. [SI-LIST] Testing chips with system level specs, Doug Smith
  10. [SI-LIST] Re: What is the acceptable minimum pre-preg thickness for volume manufacturing?, Lee Ritchey
  11. [SI-LIST] Re: What is the acceptable minimum pre-pregthickness for volume manufacturing?, Lee Ritchey
  12. [SI-LIST] We need help, Hill, John
  13. [SI-LIST] Re: ddr2 timing simulation, Kai Keskinen
  14. [SI-LIST] SI related jobs at Mobilygen;, Mark Apton
  15. [SI-LIST] minimum and maximum tracelength, Vignesh Upadhyay
  16. [SI-LIST] Out of office, Svein Medhus
  17. [SI-LIST] which type of power(core logic power or I/O power) has a high priority, z46147
  18. [SI-LIST] for you to have it GCM E, canadian
  19. [SI-LIST] Re: Testing chips with system level specs, Grasso, Charles
  20. [SI-LIST] Re: EU RoHS' (lead free initiative) effect on SI, B Simonovich
  21. [SI-LIST] Re: some help needed: Re: Testing chips with system level specs, Grasso, Charles
  22. [SI-LIST] Re: We need help, Salkow, Steven
  23. [SI-LIST] How to get RLC equivalent model from S parameter of the passive component, fei xue
  24. [SI-LIST] fwd: Watch PPTL on Thursday September 7, 2006, Truman Cooke
  25. [SI-LIST] Fw: OT: SPAM!, Andrew W. Riley III
  26. [SI-LIST] Watch PPTL on Thursday Sep 7, Donovan Dill
  27. [SI-LIST] EBD Files, nrpatel
  28. [SI-LIST] Re: Decoupling capacitors for BGA, Scott McMorrow
  29. [SI-LIST] PCIe load board, Chia, Ben
  30. [SI-LIST] Voltage & Prepeg thickness, Sreekanth N nampoothiri
  31. [SI-LIST] high voltage, RameshK Cozerv IN HO
  32. [SI-LIST] HighVoltage, RameshK Cozerv IN HO
  33. [SI-LIST] Re: Voltage & Prepeg thickness, Powell, Doug
  34. [SI-LIST] ICEM model, Saoer Sinaga
  35. [SI-LIST] Re: HighVoltage, Muranyi, Arpad
  36. [SI-LIST] Do you use board-level signal integrity simulation?, rbmerrit
  37. [SI-LIST] Re: What is the acceptable minimum pre-pregthickness for volume manufacturing?, George Dudnikov
  38. [SI-LIST] Re: Setup-Hold Equations for Source Synchronous Design, hreidmarkailen
  39. [SI-LIST] PCB High Voltage, RameshK Cozerv IN HO
  40. [SI-LIST] FW: PCB High Voltage, RameshK Cozerv IN HO
  41. [SI-LIST] Re: FW: PCB High Voltage, RameshK Cozerv IN HO
  42. [SI-LIST] Emc_FTT, RameshK Cozerv IN HO
  43. [SI-LIST] Emc-ftt, RameshK Cozerv IN HO
  44. [SI-LIST] Measure flight time with TDR, Giuseppe DABUNDO
  45. [SI-LIST] List of PCB characterization/Modelling vendors in Bay Area, Jay Avula
  46. [SI-LIST] Re: List of PCB characterization/Modelling vendors in Bay Area, Fabrizio . Zanella
  47. [SI-LIST] Asian IBIS Summit (China) Fourth Announcement, Lance Wang
  48. [SI-LIST] Emc_FTT, RameshK Cozerv IN HO
  49. [SI-LIST] High voltage & via size, RameshK Cozerv IN HO
  50. [SI-LIST] Emc_FTT, RameshK Cozerv IN HO
  51. [SI-LIST] set SI-LIST vacation, Hirshtal Itzhak
  52. [SI-LIST] Re: What is the acceptable minimum pre-pregthickness for volume manufacturing?, George Dudnikov
  53. [SI-LIST] Recommendation on a good HDI PCB proto house suitable for 0.5mm BGAs with SI, jeanpierrepoulin
  54. [SI-LIST] Job Opening - Xilinx, Pat McGuire
  55. [SI-LIST] Re: which type of power(core logic power or I/O power) has a high priority, Grasso, Charles
  56. [SI-LIST] Re: Emc_FTT, Grasso, Charles
  57. [SI-LIST] Asian IBIS Summit (Japan) Third Announcement, Mirmak, Michael
  58. [SI-LIST] Routing Parallel vs. Paralell, Jack Olson
  59. [SI-LIST] Re: Routing Parallel vs. Paralell, Beal, Weston
  60. [SI-LIST] Hspice: use S-Parameter model extracted from CST, Dorin Oprea
  61. [SI-LIST] Post Layout Simulation, Coombs, William B. \(US SSA\)
  62. [SI-LIST] Signal Integrity Job Opportunities at Broadcom, Sam Karikalan
  63. [SI-LIST] Re: News for AMSN sun, Conrad Flores
  64. [SI-LIST] Re: AMSN god, Lily Raines
  65. [SI-LIST] Re: Spreading Inductance, Sirisha Godavarthy
  66. [SI-LIST] Re: Hot monday dother, Shawn Bonds
  67. [SI-LIST] Looking for Myun-Joo Park, Jason R. Miller
  68. [SI-LIST] OUTPUT IMPEDANCE CALCULATION [IBIS], Carlos Toro
  69. [SI-LIST] Target Impedance in PCB power plane..., Padmanaban Balamuraleedharan - TLS, Chennai
  70. [SI-LIST] Re: Target Impedance in PCB power plane..., Padmanaban Balamuraleedharan - TLS, Chennai
  71. [SI-LIST] Signal Integrity Engineering Manager, bruce harvie
  72. [SI-LIST] hot-carrier effect on IC reliability, zhangkun 29902
  73. [SI-LIST] Rise time impact on input buffer, Padmanaban Balamuraleedharan - TLS, Chennai
  74. [SI-LIST] Re: Rise time impact on input buffer, Padmanaban Balamuraleedharan - TLS, Chennai
  75. [SI-LIST] DDR2 SO-DIMM Gerber files, Arai, Tadashi
  76. [SI-LIST] Comments on PI analysis tools (Ansoft SI wave & Sigrity PI), Yuming Tao
  77. [SI-LIST] Re: DDR2 SO-DIMM Gerber files, Arai, Tadashi
  78. [SI-LIST] Re: parallel plane strange results, Leonard Dieguez
  79. [SI-LIST] Memory Signal Integrity, Kenny Frohlich
  80. [SI-LIST] Re: Memory Signal Integrity, Michael Rose
  81. [SI-LIST] Digital Bench Characterization project in Sunnyvale, Kevin Pierpoint
  82. [SI-LIST] Dual referenced stripline?, Christopher Rodenberg
  83. [SI-LIST] Signal Integrity Wiki, Henry J. Campbell
  84. [SI-LIST] Re: Signal Integrity Wiki, Ray Anderson
  85. [SI-LIST] Windows based IBIS Parser, Girish Chandra Mohanty
  86. [SI-LIST] di/dt transfer function measurement with Network Analyzer, jun feng
  87. [SI-LIST] Intermittent issue with the board, Vignesh Upadhyay
  88. [SI-LIST] Re: Windows based IBIS Parser, Muranyi, Arpad
  89. [SI-LIST] Rndom reset problem, Saril
  90. [SI-LIST] Re: Upcoming Class on SI and PCB Design at UC Berkeley, Lee Ritchey
  91. [SI-LIST] Lossy Line Simulation DDR Signals and HSPICE netlist generation, Venkat
  92. [SI-LIST] Re: DDR interface, Fraiman, Edi
  93. [SI-LIST] Asian IBIS Summit (China) - Fifth Announcement, Bob Ross
  94. [SI-LIST] Question for CST Microwave Studio experts, Perry Qu
  95. [SI-LIST] Q. on DDR rise time measurements, Grasso, Charles
  96. [SI-LIST] Test, Grasso, Charles
  97. [SI-LIST] An SI engineer you should know, rbmerrit
  98. [SI-LIST] Public Siemens IBIS website online, Lenski, Eckhard
  99. [SI-LIST] FW: EPMC announcement - 2006 short course, Jin Zhao
  100. [SI-LIST] Aspect Ratio, RameshK Cozerv IN HO
  101. [SI-LIST] Re: Aspect Ratio, Mcgrath, Christopher
  102. [SI-LIST] Reliability Issue ATCA Mechanical Ejector engaging the Handle Switch, Salkow, Steven
  103. [SI-LIST] RF PCB & Circuit Design, Parag Saxena



[ Home | Signup | Help | Login | Archives | Lists ]

All trademarks and copyrights within the FreeLists archives are owned by their respective owners.
Everything else ©2007 Avenir Technologies, LLC.