
|
[si-list]
||
[Date Prev]
[09-2005 Date Index]
[Date Next]
||
[Thread Prev]
[09-2005 Thread Index]
[Thread Next]
[SI-LIST] IBIS
- From: Darshan Mehta <darshanmehta2k@xxxxxxxxx>
- To: james.f.peterson@xxxxxxxxxxxxx, 'Si-List' <si-list@xxxxxxxxxxxxx>
- Date: Thu, 15 Sep 2005 08:13:01 -0700 (PDT)
Hello Everybody,
I have a question on IBIS creation process. We have two kinds of cell in the
design, Core cell and the IO Cell. To characterize the cell to create IBIS
model, whether we should consider the core as well as IO cell or only the IO
cell?
I have a SPICE netlist of Buffer (two inverters) and I want to create the IBIS
file using Spice simulation but I am not getting the correct reading for
Pull-up and Pull-down IV curve. Here is the netlist;
vdd1 VDD 0 3.3V
vss GND 0 0V
.subckt INV in out
M1 out in GND GND NMOS L=1 W=10
M2 out in VDD VDD PMOS L=1 W=20
.ends INV
X1 pin.1 ext1 INV
X2 ext1 pin.2 INV
I am not sure if I am using the correct cell or not. This is a core cell and I
don't have IO cell with me. Could you please help me to understand the IBIS
creation using SPICE measurement? Thanks a lot.
Best Regards,
Darshan Mehta
---------------------------------
Yahoo! for Good
Click here to donate to the Hurricane Katrina relief effort.
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List FAQ wiki page is located at:
http://si-list.org/wiki/wiki.pl?Si-List_FAQ
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
|

|