
|
[si-list]
||
[Date Prev]
[09-2005 Date Index]
[Date Next]
||
[Thread Prev]
[09-2005 Thread Index]
[Thread Next]
[SI-LIST] Signal Integrity opening at Enterasys Networks
- From: "Zanella, Fabrizio" <fzanella@xxxxxxxxxxxxx>
- To: "List` Si" <si-list@xxxxxxxxxxxxx>
- Date: Wed, 7 Sep 2005 11:07:15 -0400
Enterasys Networks, a public company located in Andover, Massachusetts,
(www.enterasys.com <http://www.enterasys.com/> ) has an immediate
opening for an experienced signal integrity engineer. Enterasys
manufactures high end switches and routers.
Tasks include, but are not limited to:
- Signal integrity and timing analysis of high speed memory
interfaces, DDR2, RLDRAM2
- Hspice analysis of XAUI signals on backplanes
- Lab testing of critical nets using high speed sampling scope,
TDR, VNA equipment
- High frequency modeling of channel interconnects using Ansoft
HFSS tool
- Power Integrity analysis of boards
Experience desired with Hspice, SiSoft and Ansoft tools. A Bachelor's
or Master's degree in Electrical Engineering or Physics is desired, and
5 years of signal integrity experience.
If interested, please send resume directly to:
fzanella@xxxxxxxxxxxxx
Regards, Fabrizio Zanella
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List FAQ wiki page is located at:
http://si-list.org/wiki/wiki.pl?Si-List_FAQ
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
|

|