Go to the FreeLists Home Page Home Signup Help Login
 



[si-list] || [Date Prev] [08-2003 Date Index] [Date Next] || [Thread Prev] [08-2003 Thread Index] [Thread Next]

[SI-LIST] Re: UltraCAD ESR and Bypass Capacitor Caculator

  • From: "Abe Riazi" <ariazi@xxxxxxxxxxxxxxx>
  • To: "'si-list@xxxxxxxxxxxxx'" <si-list@xxxxxxxxxxxxx>
  • Date: Wed, 6 Aug 2003 10:54:10 -0700
Vishram Pandit Wrote,
         >
         >
         >
 I am not sure
howto determine the target PDS impedance response say up to 2GHz. 
>
>

Please review following article:

 "Power Distribution Design Methodology and Capacitor Selection
for Modern CMOS Technology" by Larry Smith, Raymond Anderson, Doug Forehand, 
Tom Pelc,
and Tanmoy Roy.

Available at the si-list archives web site:

http://groups.yahoo.com/group/si-list/files/Signal%20Integrity%20Documents/Published%20SI%20Papers%20from%20Sun/

(Download: cpmt_1999.pdf)

If you have any questions, ask the authors!

Best Regards,

Abe Riazi
ServerWorks

 


------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  





[ Home | Signup | Help | Login | Archives | Lists ]

All trademarks and copyrights within the FreeLists archives are owned by their respective owners.
Everything else ©2007 Avenir Technologies, LLC.