
|
[si-list]
||
[Date Prev]
[08-2003 Date Index]
[Date Next]
||
[Thread Prev]
[08-2003 Thread Index]
[Thread Next]
[SI-LIST] Re: UltraCAD ESR and Bypass Capacitor Caculator
- From: "Abe Riazi" <ariazi@xxxxxxxxxxxxxxx>
- To: "'si-list@xxxxxxxxxxxxx'" <si-list@xxxxxxxxxxxxx>
- Date: Tue, 5 Aug 2003 10:17:57 -0700
Dear Zhangkun:
What tool did you use for your power noise simulations?
How close (relative to the associated component) did you place the decoupling
caps?
Thank you.
Abe
-----Original Message-----
From: Zhangkun [SMTP:zhang_kun@xxxxxxxxxx]
Sent: Monday, August 04, 2003 8:58 PM
To: si-list@xxxxxxxxxxxxx
Subject: [SI-LIST] Re: UltraCAD ESR and Bypass Capacitor Caculator
Dear All:
In our simulation and measurement, we found that power noise of at least 400MHz
could be decoupled by discrete caps. The placement DOES matter the impedance of
PDS. The current problem is the anti-resonance between different kinds of caps.
Best Regards
Zhangkun
-- Binary/unsupported file stripped by Ecartis --
-- Type: application/ms-tnef
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
|

|