Go to the FreeLists Home Page Home Signup Help Login
 



Date Index for si-list, 07-2006

[si-list] || [07-2006 Date Index] [07-2006 Thread Index]

[SI-LIST] Re: Fibre channel interconnect margins - Chris Cheng
[SI-LIST] Re: Fibre channel interconnect margins - Alan . Hiltonnickel
[SI-LIST] Re: Fibre channel interconnect margins - Chris Cheng
[SI-LIST] Re: Fibre channel interconnect margins - Alan . Hiltonnickel
[SI-LIST] Re: Fibre channel interconnect margins - Chris Cheng
[SI-LIST] SDRAM Routing Topology - Kevin K
[SI-LIST] Re: Fibre channel interconnect margins - Chris Cheng
[SI-LIST] Re: SDRAM Routing Topology - steve weir
[SI-LIST] Re: Fibre channel interconnect margins - Hal Murray
[SI-LIST] Re: Fibre channel interconnect margins - steve weir
[SI-LIST] IBIS 4.2 Golden Parser Released! - Mirmak, Michael
[SI-LIST] Re: Strange non-monotonic edge after LVPECL and LVDS interface circuit - Xilei Liu
[SI-LIST] custom ceramic capacitors - Zabinski, Patrick J.
[SI-LIST] Re: Fibre channel interconnect margins - Steven Kan
[SI-LIST] Re: Fibre channel interconnect margins - Alan . Hiltonnickel
[SI-LIST] Re: Fibre channel interconnect margins - Alan . Hiltonnickel
[SI-LIST] Re: Fibre channel interconnect margins - Chris Cheng
[SI-LIST] Re: Fibre channel interconnect margins - Steven Kan
[SI-LIST] Re: Fibre channel interconnect margins - steve weir
[SI-LIST] AC coupling HDMI signals - Joel Brown
[SI-LIST] Re: Fibre channel interconnect margins - Chris Reid
[SI-LIST] Re: AC coupling HDMI signals - steve weir
[SI-LIST] Re: Fibre channel interconnect margins - David Instone
[SI-LIST] Re: Fibre channel interconnect margins - steve weir
[SI-LIST] Re: Fibre channel interconnect margins - David Instone
[SI-LIST] Re: Fibre channel interconnect margins - steve weir
[SI-LIST] Re: Fibre channel interconnect margins - David Instone
[SI-LIST] Re: Fibre channel interconnect margins - Andrew Ingraham
[SI-LIST] Re: Fibre channel interconnect margins - steve weir
[SI-LIST] Re: Fibre channel interconnect margins - Hal Murray
[SI-LIST] Re: Fibre channel interconnect margins - steve weir
[SI-LIST] Re: AC coupling HDMI signals - Joel Brown
[SI-LIST] IBIS Class August 14-15 - Lynne D. Green
[SI-LIST] Re: Fibre channel interconnect margins - Chris Cheng
[SI-LIST] Re: Fibre channel interconnect margins - Paul Levin
[SI-LIST] Re: Fibre channel interconnect margins - Chris Cheng
[SI-LIST] Re: Fibre channel interconnect margins - Kai Keskinen
[SI-LIST] Question on AC coupling - Narasimhan, Sarath (Sarath)
[SI-LIST] Re: Question on AC coupling - Cortex.Chen
[SI-LIST] help-Loading analysis - kranthi
[SI-LIST] Re: Fibre channel interconnect margins - steve weir
[SI-LIST] Re: Fibre channel interconnect margins - marcus_mueller2
[SI-LIST] Re: Fibre channel interconnect margins - David Instone
[SI-LIST] Memory Interface placement and routing Topology. - avulab
[SI-LIST] A small change can have a large effect - part 2 - Doug Smith
[SI-LIST] Re: AC coupling HDMI signals - Hwang, Julie
[SI-LIST] Rise time for differential signals - Joel Brown
[SI-LIST] Re: Trace Spacing Rule - Grasso, Charles
[SI-LIST] Simulation - Pietz, Gregory P
[SI-LIST] Re: Simulation - George Peterson
[SI-LIST] Re: Simulation - Xilei Liu
[SI-LIST] Re: Simulation - Grasso, Charles
[SI-LIST] ESD on USB Connector Shield - Pradeep RSA
[SI-LIST] Re: ESD on USB Connector Shield - Erin . McPhalen
[SI-LIST] Re: ESD on USB Connector Shield - Pommerenke, David
[SI-LIST] Re: ESD on USB Connector Shield - Doug Smith
[SI-LIST] Test - Grasso, Charles
[SI-LIST] AC97 Audio layout - Joel Brown
[SI-LIST] OLL-140 S-Parameters, can be viewed for free in July - Eric Bogatin
[SI-LIST] Re: AC97 Audio layout - Boris Traa
[SI-LIST] Fundamental vs Overtone crystal - Ayan Bhattacharyya
[SI-LIST] Transmission lines: book commentary - Georgerian, Richard
[SI-LIST] Re: Transmission lines: book commentary - Mark Burford
[SI-LIST] Re: Transmission lines: book commentary - Ken Cantrell
[SI-LIST] Re: Fundamental vs Overtone crystal - Hill, John
[SI-LIST] Re: Fundamental vs Overtone crystal - Mike Monett
[SI-LIST] Re: Transmission lines: book commentary - Grasso, Charles
[SI-LIST] Re: OLL-140 S-Parameters, can be viewed for free in July - Grasso, Charles
[SI-LIST] Re: OLL-140 S-Parameters, can be viewed for free in July - Garcia David
[SI-LIST] Re: Fundamental vs Overtone crystal - Manoj Tewari (RBIN/EDU2)
[SI-LIST] Transmission lines: book commentary - Thanks for the responses. - Georgerian, Richard
[SI-LIST] INFO - Henrik Madsen
[SI-LIST] HELP - Henrik Madsen
[SI-LIST] Hardware characterization/SI/Labview project in Sunnyvale, CA - Kevin Pierpoint
[SI-LIST] Re: SDRAM Routing Topology - Kevin K
[SI-LIST] Re: SDRAM Routing Topology - Moran, Brian P
[SI-LIST] Re: SDRAM Routing Topology - Follow Up - Moran, Brian P
[SI-LIST] Re: SDRAM Routing Topology - Follow Up - Kevin K
[SI-LIST] Re: SDRAM Routing Topology - Follow Up - hreidmarkailen
[SI-LIST] ADC layout: moving from PCB to chip - Philip Zimmermann
[SI-LIST] Re: SDRAM Routing Topology - Follow Up - Chris Cheng
[SI-LIST] Early history of signal measurements and EMC - Doug Smith
[SI-LIST] Re: ADC layout: moving from PCB to chip - Lee Ritchey
[SI-LIST] Re: SDRAM Routing Topology - Follow Up - Moran, Brian P
[SI-LIST] Re: SDRAM Routing Topology - Follow Up - Kevin K
[SI-LIST] Fwd: Re: Re: SDRAM Routing Topology - Follow Up - Kevin K
[SI-LIST] Re: ADC layout: moving from PCB to chip - steve weir
[SI-LIST] Re: Fibre channel interconnect margins - David Instone
[SI-LIST] Re: Fibre channel interconnect margins - steve weir
[SI-LIST] Re: ADC layout: moving from PCB to chip - Lee Ritchey
[SI-LIST] IBIS-4.1/AMS tutorial at DesignCon - Pratt, Gary
[SI-LIST] Re: ADC layout: moving from PCB to chip - steve weir
[SI-LIST] Re: ADC layout: moving from PCB to chip - Dimiter Popoff
[SI-LIST] Re: Fibre channel interconnect margins - Alfred P. Neves
[SI-LIST] Re: Fibre channel interconnect margins - Andrew Ingraham
[SI-LIST] Re: Fibre channel interconnect margins - Paul Levin
[SI-LIST] Re: Fibre channel interconnect margins - Andrew Ingraham
[SI-LIST] Re: si-list Digest V6 #258 - Daniel Chow
[SI-LIST] Re: Fibre channel interconnect margins - Scott McMorrow
[SI-LIST] Re: si-list Digest V6 #258 - Dmitriev-Zdorov, Vladimir
[SI-LIST] Re: ADC layout: moving from PCB to chip - Grasso, Charles
[SI-LIST] Re: S-parameter passivity... Interpreting the results. - Xilei Liu
[SI-LIST] Re: Fibre channel interconnect margins - Alfred P. Neves
[SI-LIST] Re: S-parameter passivity... Interpreting the results. - Xilei Liu
[SI-LIST] Re: S-parameter passivity... Interpreting the results. - Xilei Liu
[SI-LIST] Re: [SPAM] Re: Fibre channel interconnect margins - esayre
[SI-LIST] Re: [SPAM] Re: Fibre channel interconnect margins - Alfred P. Neves
[SI-LIST] Need your Opinion and expertise - Nader-Tehrani, Amir - ES/RDR -Gil
[SI-LIST] DDR-1 Termination - nrpatel
[SI-LIST] Re: DDR-1 Termination - Stephen Zinck
[SI-LIST] Using W-element in Spectre - Linda Zhang
[SI-LIST] Re: Need your Opinion and expertise - Hassan O. Ali
[SI-LIST] Re: Need your Opinion and expertise - Abe (Abbas) Riazi
[SI-LIST] HSPICE variable name length limit? - esayre
[SI-LIST] Re: S-parameter passivity... Interpreting the results. - Mike Monett
[SI-LIST] Vacation Messages - Mike Monett
[SI-LIST] Re: Vacation Messages - Hassan O. Ali
[SI-LIST] Re: Vacation Messages - Bashir, Shiraz \(GE Healthcare\)
[SI-LIST] Re: Vacation Messages - Scott McMorrow
[SI-LIST] Re: Vacation Messages - Aubrey_Sparkman
[SI-LIST] Re: HSPICE variable name length limit? - Ray Anderson
[SI-LIST] Using W-element in Spectre - Linda Zhang
[SI-LIST] Re: Using W-element in Spectre - Srivats Partha
[SI-LIST] Re: Need your Opinion and expertise - Xilei Liu
[SI-LIST] Re: Need your Opinion and expertise - Abe (Abbas) Riazi
[SI-LIST] Re: Need your Opinion and expertise - Xilei Liu
[SI-LIST] Re: Need your Opinion and expertise - Ihsan Erdin
[SI-LIST] Re: S-parameter passivity... Interpreting the results. - Hill, John
[SI-LIST] HSPICE model to IBIS model conversion for SI analysis - Anil Kumar Nagpal
[SI-LIST] Re: HSPICE model to IBIS model conversion for SI analysis - Mirmak, Michael
[SI-LIST] Re: HSPICE model to IBIS model conversion for SI analysis - Tom Dagostino
[SI-LIST] Re: HSPICE model to IBIS model conversion for SI analysis - Dunbar, Tony
[SI-LIST] Need your Opinion and expertise - Eoin Mc Gibney
[SI-LIST] Re: S-parameter passivity... Interpreting the results. - Mike Monett
[SI-LIST] Re: S-parameter passivity... Interpreting the results. - Hill, John
[SI-LIST] Re: S-parameter passivity... Interpreting the results. - Mike Monett
[SI-LIST] Re: S-parameter passivity... Interpreting the results. - Ray Anderson
[SI-LIST] Re: Vacation Messages - dgun
[SI-LIST] Re: Vacation Messages - dgun
[SI-LIST] Dell SI job openings - Tom_Schnell
[SI-LIST] Re: S-parameter passivity... Interpreting the results. - Hill, John
[SI-LIST] Re: Vacation Messages - Andrew W. Riley III
[SI-LIST] Video System Engineer needed in Santa Clara, CA; - Mark Apton
[SI-LIST] same odd and even impedance implications - Mark Burford
[SI-LIST] Re: S-parameter passivity... Interpreting the results. - Xilei Liu
[SI-LIST] Current Return Vias - Kenny Frohlich
[SI-LIST] Re: Current Return Vias - Lee Ritchey
[SI-LIST] Re: Current Return Vias - Giovanni Guasti
[SI-LIST] Re: Current Return Vias - Kenny Frohlich
[SI-LIST] Re: S-parameter passivity... Interpreting the results. - Mike Monett
[SI-LIST] Re: Current Return Vias - Ihsan Erdin
[SI-LIST] Re: Current Return Vias - Scott McMorrow
[SI-LIST] Re: Current Return Vias - Joel Brown
[SI-LIST] Re: Current Return Vias - Giovanni Guasti
[SI-LIST] Re: Current Return Vias - Ken Cantrell
[SI-LIST] Re: Current Return Vias - Ihsan Erdin
[SI-LIST] Re: Current Return Vias - Larry Smith
[SI-LIST] high frequency current measurements - jun feng
[SI-LIST] Re: high frequency current measurements - Tom Dagostino
[SI-LIST] Re: high frequency current measurements - Xilei Liu
[SI-LIST] Re: Current Return Vias - Lee Ritchey
[SI-LIST] Re: Current Return Vias - Lee Ritchey
[SI-LIST] Re: Current Return Vias - Lee Ritchey
[SI-LIST] Re: Current Return Vias - Lee Ritchey
[SI-LIST] Re: Current Return Vias - Lee Ritchey
[SI-LIST] EMI analysis tools? - Kamran Azizi
[SI-LIST] Re: Current Return Vias - Scott McMorrow
[SI-LIST] Re: Current Return Vias - Chris Cheng
[SI-LIST] Re: high frequency current measurements - Doug Smith
[SI-LIST] 90 degree turn in PCB tracks - Dhaval Bhodia
[SI-LIST] Re: Current Return Vias - steve weir
[SI-LIST] Re: 90 degree turn in PCB tracks - steve weir
[SI-LIST] Re: 90 degree turn in PCB tracks - Cortex.Chen
[SI-LIST] Re: 90 degree turn in PCB tracks - jun li
[SI-LIST] Re: 90 degree turn in PCB tracks - Kishore Bachu
[SI-LIST] Re: 90 degree turn in PCB tracks - Harry Selfridge
[SI-LIST] Re: 90 degree turn in PCB tracks - steve weir
[SI-LIST] Re: 90 degree turn in PCB tracks - Vishnu Mohan
[SI-LIST] Antwort: Re: 90 degree turn in PCB tracks - Matthias Bergmann
[SI-LIST] Re: 90 degree turn in PCB tracks - Naren Thesia
[SI-LIST] Re: EMI analysis tools? - k EPD
[SI-LIST] Re: Current Return Vias - Ken Cantrell
[SI-LIST] Re: EMI analysis tools? - Paul Gingras
[SI-LIST] Re: Current Return Vias - Lee Ritchey
[SI-LIST] Re: 90 degree turn in PCB tracks - Lee Ritchey
[SI-LIST] Re: Current Return Vias - Chris Padilla \(cpad\)
[SI-LIST] Re: 90 degree turn in PCB tracks - Lee Ritchey
[SI-LIST] Re: Antwort: Re: 90 degree turn in PCB tracks - Lee Ritchey
[SI-LIST] Re: Current Return Vias - Lee Ritchey
[SI-LIST] Re: Current Return Vias - Mike Greim
[SI-LIST] Re: Current Return Vias - Mike Greim
[SI-LIST] Re: Antwort: Re: 90 degree turn in PCB tracks - Scott McMorrow
[SI-LIST] Re: Current Return Vias - Vinu Arumugham
[SI-LIST] Re: 90 degree turn in PCB tracks - Grasso, Charles
[SI-LIST] Re: Current Return Vias - Grasso, Charles
[SI-LIST] Re: 90 degree turn in PCB tracks - Mark Burford
[SI-LIST] Re: 90 degree turn in PCB tracks - Alan . Hiltonnickel
[SI-LIST] Re: Current Return Vias - Joel Brown
[SI-LIST] Re: Current Return Vias - steve weir
[SI-LIST] FW: Electrical Requirements for Packaging class - Jin Zhao
[SI-LIST] Re: Antwort: Re: 90 degree turn in PCB tracks - Mark McKee \(mmckee\)
[SI-LIST] Re: 90 degree turn in PCB tracks - Joe Paul M
[SI-LIST] Re: Current Return Vias - steve weir
[SI-LIST] Re: Current Return Vias - steve weir
[SI-LIST] Re: 90 degree turn in PCB tracks - Scott McMorrow
[SI-LIST] Re: Antwort: Re: 90 degree turn in PCB tracks - Lee Ritchey
[SI-LIST] Re: 90 degree turn in PCB tracks - Lee Ritchey
[SI-LIST] Re: 90 degree turn in PCB tracks - Tom Dagostino
[SI-LIST] Re: Current Return Vias - Chris Cheng
[SI-LIST] Hspice temperature as a variable - timoceous
[SI-LIST] Re: Hspice temperature as a variable - Yafei Bi
[SI-LIST] Re: Hspice temperature as a variable - Clewell, Craig
[SI-LIST] Re: Current Return Vias - Ken Cantrell
[SI-LIST] Re: Current Return Vias - Chris Cheng
[SI-LIST] Re: Current Return Vias - steve weir
[SI-LIST] Re: Current Return Vias - Ken Cantrell
[SI-LIST] Re: Current Return Vias - Ken Cantrell
[SI-LIST] Re: Current Return Vias - steve weir
[SI-LIST] Re: Current Return Vias - Ken Cantrell
[SI-LIST] Re: 90 degree turn in PCB tracks - Lee Ritchey
[SI-LIST] Re: Current Return Vias - Perry Qu
[SI-LIST] Re: Current Return Vias - Scott McMorrow
[SI-LIST] Re: Current Return Vias - Istvan Novak - Board Design Technology
[SI-LIST] Re: Current Return Vias - Scott McMorrow
[SI-LIST] Re: Current Return Vias - Dean Gonzales
[SI-LIST] Job posting - Altera technical marketing for signal integrity - Subianto Windoro
[SI-LIST] Re: Hspice temperature as a variable - timoceous
[SI-LIST] Re: Hspice temperature as a variable - Buchs, Kevin J.
[SI-LIST] High speed USB Query - Subramanian R
[SI-LIST] Hidden noise margin problems - Nash, Tim J \(EHCOE\)
[SI-LIST] Re: Current Return Vias - Perry Qu
[SI-LIST] Re: Antwort: Re: 90 degree turn in PCB tracks - DrFWS
[SI-LIST] Re: Antwort: Re: 90 degree turn in PCB tracks (repeat) - DrFWS
[SI-LIST] IBIS modeling Seminar in Fremont Aug 14-15 - Lynne D. Green
[SI-LIST] Re: High speed USB Query - Xilei Liu
[SI-LIST] Re: Hspice temperature as a variable - timoceous
[SI-LIST] Re: IBIS modeling Seminar in Fremont Aug 14-15 - Lynne D. Green
[SI-LIST] Re: Hidden noise margin problems - Lynne D. Green
[SI-LIST] Re: Hidden noise margin problems - Hiten Bhagat
[SI-LIST] High Speed webinar, Aug 2 - Eric Bogatin
[SI-LIST] Job opening: Signal Integrity Engineer - Tanmoy Roy
[SI-LIST] Re: Current Return Vias - Loyer, Jeff
[SI-LIST] Single tip probe accuracy - Eytan, Shahar
[SI-LIST] Re: Single tip probe accuracy - Doug Smith
[SI-LIST] tool update - Ke Wang
[SI-LIST] Michael W Wielebski/Mequon/RA/Rockwell is out of the office. - Michael W Wielebski
[SI-LIST] How to use RLC matrix files - Joel Brown
[SI-LIST] Re: How to use RLC matrix files - Clewell, Craig
[SI-LIST] Re: Using W-element in Spectre - Linda Zhang




[ Home | Signup | Help | Login | Archives | Lists ]

All trademarks and copyrights within the FreeLists archives are owned by their respective owners.
Everything else ©2007 Avenir Technologies, LLC.