Go to the FreeLists Home Page Home Signup Help Login 		 



Thread Index for si-list, 07-2005

[si-list] || [07-2005 Date Index] [07-2005 Thread Index]

  1. [SI-LIST] Agilent TDR Normalization Questions, Eric Bogatin
  2. [SI-LIST] New Packaging SI Opportunity ..., Neeraj Pendse
  3. [SI-LIST] SEU caused by laser illumination, Huiyun Li
  4. [SI-LIST] problems with simulation of loop antenna far field using Wire-MOM, kundanchand chand
  5. [SI-LIST] stitching vias, Naren
  6. [SI-LIST] SI/Packaging Posting, Zabinski, Patrick J.
  7. [SI-LIST] Re: stitching vias, Chris Padilla (cpad)
  8. [SI-LIST] Paper: Eye Diagrams and BERT for Digital System Interconnect Analysis, Rohan Hubli
  9. [SI-LIST] Q on Trace Width and Jitter for Diff Pairs, Grasso, Charles
  10. [SI-LIST] Re: Q on Trace Width and Jitter for Diff Pairs, Cosentino, Tony
  11. [SI-LIST] Modeling Connectors and Relays, You, Yang
  12. [SI-LIST] Re: SEU caused by laser illumination, Chris Cheng
  13. [SI-LIST] The effect of temperature on the speed of IC, zhangkun 29902
  14. [SI-LIST] Re: The effect of temperature on the speed of IC, Christopher.Jakubiec
  15. [SI-LIST] Chip input capacitance, Edi Fraiman
  16. [SI-LIST] Re: Chip input capacitance, steve weir
  17. [SI-LIST] AWR SI tools, Zanella, Fabrizio
  18. [SI-LIST] power layer question, ma mu
  19. [SI-LIST] Re: Modeling Connectors and Relays, Zanella, Fabrizio
  20. [SI-LIST] Balancing Copper and dielectric losses?, Loyer, Jeff
  21. [SI-LIST] Re: Balancing Copper and dielectric losses?, steve weir
  22. [SI-LIST] scope errors by emi from signal source, Doug Smith
  23. [SI-LIST] Signal Integrity training, Coyle, John [S&FS]
  24. [SI-LIST] EBD in HSPICE, Khan, Mohammad I
  25. [SI-LIST] How to check Capacitance in IBIS model, Yuming Cheng
  26. [SI-LIST] Impedance deviation due to prepreg shrinking, caydin
  27. [SI-LIST] Re: Impedance deviation due to prepreg shrinking, steve weir
  28. [SI-LIST] Re: EBD in HSPICE, Ray Anderson
  29. [SI-LIST] R: Re: Impedance deviation due to prepreg shrinking, Bleu Carlo Franco
  30. [SI-LIST] Re: R: Re: Impedance deviation due to prepreg shrinking, Robert Haller
  31. [SI-LIST] Resistors to use for DDR termination, Dimiter Popoff
  32. [SI-LIST] Re: Resistors to use for DDR termination, Mike Greim
  33. [SI-LIST] Too much predicted loss, You, Yang
  34. [SI-LIST] R: Too much predicted loss, Guasti Giovanni
  35. [SI-LIST] Re: si-list Digest V5 #275, Anders Frederiksen
  36. [SI-LIST] unsubscribe, Vivek-Fpga SHARMA
  37. [SI-LIST] Re: R: Too much predicted loss, You, Yang
  38. [SI-LIST] Re: Too much predicted loss, Aubrey_Sparkman
  39. [SI-LIST] R: R: Too much predicted loss, Guasti Giovanni
  40. [SI-LIST] SI Consultants?, Bob McCreight
  41. [SI-LIST] Re: Signal Integrity training, Hargin, Bill
  42. [SI-LIST] Re: SI Consultants?, Curt McNamara
  43. [SI-LIST] 4 Ghz PCB, david stern
  44. [SI-LIST] About XTK layout file transfer issue, jliou
  45. [SI-LIST] IBIS about differential output, TerenceHsieh
  46. [SI-LIST] R: About XTK layout file transfer issue, Bleu Carlo Franco
  47. [SI-LIST] Re: IBIS about differential output, Beal, Weston
  48. [SI-LIST] Re: R: About XTK layout file transfer issue, Beal, Weston
  49. [SI-LIST] mvt, Jason
  50. [SI-LIST] Perl scripts for reformatting Touchstone to simple xy table, Cuchulain
  51. [SI-LIST] Make Your Website More Profitable, max
  52. [SI-LIST] Jitter in the output of PLL, Zhangkun
  53. [SI-LIST] SPAM on si-list, Ray Anderson
  54. [SI-LIST] Intel looking for experienced Signal Integrity engineer, Garrison, Gene
  55. [SI-LIST] Mixed Mode S-Parameters and Touchstone Format Files, Ray Anderson
  56. [SI-LIST] DDR Vref Bypassing, Christopher R. Johnson
  57. [SI-LIST] Electrostatic HiZ PCBs, bbolton
  58. [SI-LIST] HSPICE and Via Modeling, dav0
  59. [SI-LIST] Field EM Meter, Paradis, Daniel
  60. [SI-LIST] Re: Field EM Meter, Curt McNamara
  61. [SI-LIST] Re: HSPICE and Via Modeling, Leonard Dieguez
  62. [SI-LIST] Re: DDR Vref Bypassing, Grasso, Charles
  63. [SI-LIST] Re: Electrostatic HiZ PCBs, Plesa, James T.
  64. [SI-LIST] Re: SPAM: Score 3.9: Re: HSPICE and Via Modeling, dav0
  65. [SI-LIST] Re: via model, Curt McNamara
  66. [SI-LIST] FIR Filter Design, Moeller, Merrick
  67. [SI-LIST] Re: FIR Filter Design, Kuo, Caroline
  68. [SI-LIST] QDR <=> Processor interface, Indira Gazula
  69. [SI-LIST] four S channels VNA, Guasti Giovanni
  70. [SI-LIST] Re: four S channels VNA, Thomas Beneken
  71. [SI-LIST] DDR Vref Bypassing - Please explain pseudo diff, Grasso, Charles
  72. [SI-LIST] Re: DDR Vref Bypassing - Please explain pseudo diff, Muranyi, Arpad
  73. [SI-LIST] High speed connector design, Mike Haff
  74. [SI-LIST] solicting articles for Handheld Tester application note, simon zhou
  75. [SI-LIST] subscribe, Neha Arora
  76. [SI-LIST] Differential signal transmission using microstrip cable, 정태식
  77. [SI-LIST] DDRII OCD and ODT, Ken Patterson
  78. [SI-LIST] EMPIRE Software Package Experiences?, You, Yang
  79. [SI-LIST] Re: [IBIS-Users] IBIS Question, seshadri.kirankumar
  80. [SI-LIST] How to use Intel's model?, Yuming Cheng
  81. [SI-LIST] LVTTL SSTL interface, Vicky Kunwar
  82. [SI-LIST] Re: EMPIRE Software Package Experiences?, Thomas Beneken
  83. [SI-LIST] [SI-LIST]network analysis of differential signal using hspice, vani.chandrasekharan
  84. [SI-LIST] Re: [SI-LIST]network analysis of differential signal using hspice, Ray Anderson
  85. [SI-LIST] Re: HSPICE to IBIS, Muranyi, Arpad
  86. [SI-LIST] Re: How to use Intel's model?, Muranyi, Arpad
  87. [SI-LIST] ibis models needed, rana sadaf
  88. [SI-LIST] Re: ??: Re: How to use Intel's model?, Muranyi, Arpad
  89. [SI-LIST] differential signaling (common-mode), Bi Han




[ Home | Signup | Help | Login | Archives | Lists ]

All trademarks and copyrights within the FreeLists archives are owned by their respective owners.
Everything else ©2007 Avenir Technologies, LLC.