
|
[si-list]
||
[Date Prev]
[07-2005 Date Index]
[Date Next]
||
[Thread Prev]
[07-2005 Thread Index]
[Thread Next]
[SI-LIST] Regarding the air gap between via hole and copper
- From: "Pang Ning" <pangning2000@xxxxxxxxx>
- To: <si-list@xxxxxxxxxxxxx>
- Date: Fri, 15 Jul 2005 15:31:13 +0800
Dear Experts,
I have a simple question about the gap between the via hole pad and
surrounding copper. In VCC layer, I used positive plane. Because the board
size is small, in order to give wider spacing for power between via holes, I
used 5mil air gap between via pad and the copper. I don't know whether this
spacing(5mil) will cause some problems such as crosstalk from via holes, low
yield issue... Is 5mil too small for the gap? Could you give me some
suggestions if you think there is anything wrong?
Thanks,
Peter
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List FAQ wiki page is located at:
http://si-list.org/wiki/wiki.pl?Si-List_FAQ
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
|

|