
|
[si-list]
||
[Date Prev]
[07-2004 Date Index]
[Date Next]
||
[Thread Prev]
[07-2004 Thread Index]
[Thread Next]
[SI-LIST] DDR point to point termination
- From: "Aric Hadav" <arich1970@xxxxxxxxxxx>
- To: si-list@xxxxxxxxxxxxx
- Date: Tue, 13 Jul 2004 18:24:10 +0300
Hi,
I'm designing an embedded system with DDR. I'm using a CPU connected to an
on board four 16 bit DDR devices (no DIMM).
I have 2 questions though -
1. can I use only a series termination on the data bus (I saw a few AN that
state that if the disctance between the controller and the DDR IC's is upto
2" its ok). has anyone did it with a 200MHz clock ?
2. since the address and control lines operate in half the data rate and the
DDR controller is very lightly loaded (only 4 chips) can I use only series
termination for address and control ? has anyone did it with good resaults ?
thanks,
Aric
_________________________________________________________________
Add photos to your messages with MSN 8. Get 2 months FREE*.
http://join.msn.com/?page=features/featuredemail
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List FAQ wiki page is located at:
http://si-list.org/wiki/wiki.pl?Si-List_FAQ
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
|

|