Go to the FreeLists Home Page Home Signup Help Login 		 



Thread Index for si-list, 06-2003

[si-list] || [06-2003 Date Index] [06-2003 Thread Index]

  1. [SI-LIST] VNA Question, JP
  2. [SI-LIST] Re: (No Date: Mon, 2 Jun 2003 08:35:29 -0400, Robert Kezer
  3. [SI-LIST] Re: [Ethernet models and simulation], Painter, Chris
  4. [SI-LIST] Effective dielectric constant, atifshamim khan
  5. [SI-LIST] Re: PCI Bus Routing, SI Eng
  6. [SI-LIST] gtl signal ?, Nimish Aggarwal
  7. [SI-LIST] resend - Specctraquest model: mounted inductance, Bart Bouma
  8. [SI-LIST] Common Mode and Differential Termination, sunil-chandra . kasanyal
  9. [SI-LIST] Flash with JTAG ISP, Siva kumar
  10. [SI-LIST] Caps of plane pairs, Zhangkun
  11. [SI-LIST] Re: gtl signal ?, Dunbar, Tony
  12. [SI-LIST] Re: Caps of plane pairs, =?big5?b?SG91S2V2aW4oq0ql/qaoKQ==?=
  13. [SI-LIST] Re: resend - Specctraquest model: mounted inductance, Larry Smith
  14. [SI-LIST] Re: Flash with JTAG ISP, Michael Poimboeuf
  15. [SI-LIST] Fluorosilicone, Moeller, Merrick
  16. [SI-LIST] Re: Crystal Oscillator Overtones., Parthasarathy Sampath
  17. [SI-LIST] Re: Mixed signal: partitioning GND or unique plane ?, Javier DeLaCruz
  18. [SI-LIST] About the Cref in IBIS Model, cheng yin
  19. [SI-LIST] gtl signal, Nimish Aggarwal
  20. [SI-LIST] searching for board-to-board connector with high vibration and shock resistance, Nico Fleurinck
  21. [SI-LIST] Antw: searching for board-to-board connector withhigh vibration and shock resistance, Robert Nowak
  22. [SI-LIST] Re: About the Cref in IBIS Model, james . f . peterson
  23. [SI-LIST] More inexpensive test equipment, Doug Smith
  24. [SI-LIST] RMCEMC presentation downloads and meeting announcement., Grasso, Charles
  25. [SI-LIST] Networking help for PCB Designer, Bob McCreight
  26. [SI-LIST] FW: HCA MEETING REMINDER - June 5, 2003, jeff_latourrette
  27. [SI-LIST] Embedded Systems Developers User Group, Adeel Malik
  28. [SI-LIST] Hspice: Flicker Noise of MOS, Himanshu Arora
  29. [SI-LIST] POSSIBLE VIRUS ALERT: RE: Re: Power supply noise, Jon Powell
  30. [SI-LIST] [RE]Impulse response of MMF, jina
  31. [SI-LIST] Report Creators, Rich Peyton
  32. [SI-LIST] Re: Report Creators, Keskinen, Kai
  33. [SI-LIST] hspice ploting (print) time limits, bpanos
  34. [SI-LIST] Re: hspice ploting (print) time limits, Clewell, Craig
  35. [SI-LIST] broadside coupled striplines, Paolo Peruzzi
  36. [SI-LIST] IBIS Timing Analysis, ndempshe
  37. [SI-LIST] Re: IBIS Timing Analysis, Beal, Weston
  38. [SI-LIST] Re: resend - Specctraquest model: mounted inductanc e, Bart Bouma
  39. [SI-LIST] delay vs. transmission line length, Yoni Tzafrir
  40. [SI-LIST] Re: delay vs. transmission line length, Clewell, Craig
  41. [SI-LIST] Re: [RE]Impulse response of MMF - implementing FO models in SPICE, Ashok Prabhu M
  42. [SI-LIST] Hspice simulator for board designs, Sidney S
  43. [SI-LIST] Re: Hspice simulator for board designs, Guasti Giovanni
  44. [SI-LIST] PCI Question, Gary Levin
  45. [SI-LIST] PCI 4.3.6.2. System Board Impedance, Gary Levin
  46. [SI-LIST] Re: PCI 4.3.6.2. System Board Impedance, k EPD
  47. [SI-LIST] Overshoot and Undershoot Measurement Specification Question, Ken Tan
  48. [SI-LIST] Importing Device pad netlists and design kits spice models into ADS, Tabatchnick, Justin
  49. [SI-LIST] Standard Interfacing techniques fo quartzr crystal oscillators, Adeel Malik
  50. [SI-LIST] SPECCTRAQuest vs. HyperLynx, Ravinder Ajmani
  51. [SI-LIST] Re: SPECCTRAQuest vs. HyperLynx, Zhen Mu
  52. [SI-LIST] How do we choose the proper test load?, C.Y. Cheng
  53. [SI-LIST] Re: More On Viruses, Bart Bouma
  54. [SI-LIST] More on Viruses, e . sweetman
  55. [SI-LIST] Re: Virus Attachments?, Ray Anderson
  56. [SI-LIST] JOIN FOR FREE! LEARN and EARN!, Marlon Rafols
  57. [SI-LIST] Fw: [IBIS-Users] Using IBIS models for VDD droop & Ground Bounce, Zhiping Yang
  58. [SI-LIST] Re: JOIN FOR FREE! LEARN and EARN!, Ray Anderson
  59. [SI-LIST] Job Opportunities at Optimal Corporation, Patrick Lam
  60. [SI-LIST] Re: FW: [IBIS-Users] Using IBIS models for VDD droop & Ground Bounce, Wen Fred-Q16099
  61. [SI-LIST] Re: FW: [IBIS-Users] Using IBIS models for VDD droop & Ground Bounce, herbert_lage
  62. [SI-LIST] Agenda, IBIS Open Forum Summit at DesignCon East, Mirmak, Michael
  63. [SI-LIST] Transient Analysis in Spectre, Parthasarathy Sampath
  64. [SI-LIST] Looking for Job, BBabella11
  65. [SI-LIST] Re: Looking for Job, BBabella11
  66. [SI-LIST] ESD Calibration procedure, Moorthi
  67. [SI-LIST] Sigrity seeks Regional Sales Account Manager, Teo Yatman
  68. [SI-LIST] RMCEMC June 20th meeting reminder, Grasso, Charles
  69. [SI-LIST] Image Conscious?, Sainath Nimmagadda
  70. [SI-LIST] Re: Image Conscious?, Ray Anderson
  71. [SI-LIST] Developing High Speed Routing Rules, Harvey, Wilbur
  72. [SI-LIST] Re: Developing High Speed Routing Rules, Hargin, Bill
  73. [SI-LIST] Issues WITH HPI Bus b/w ARM and TI DSP, sudarshan
  74. [SI-LIST] PCB signal speed over temperature, hermann . ruckerbauer
  75. [SI-LIST] pcb stackup, Peterson, James F (FL51)
  76. [SI-LIST] Re: pcb stackup, Matthew Humphreys
  77. [SI-LIST] High Speed Soc Busses, manthos labropoulos
  78. [SI-LIST] clock tree at GHz range, lynda_liu123
  79. [SI-LIST] Orcad layout to Allegro, Tim
  80. [SI-LIST] Re: Orcad layout to Allegro, Jeremy W. Webb
  81. [SI-LIST] How to fill copper?, wgf218
  82. [SI-LIST] Reference plane, Felix Mbairi
  83. [SI-LIST] srec2flash utility, Adeel Malik
  84. [SI-LIST] signal integrity seminar - June 26 -27, 2003, Kathy Breda
  85. [SI-LIST] Re: Reference plane, Loyer, Jeff
  86. [SI-LIST] Presentations @ DesignCon EAST, Alyssa Starelli
  87. [SI-LIST] Inductance extraction with FastHenry, manthos labropoulos
  88. [SI-LIST] Re: On-die decoupling MOS capacitor, Raymond . Leung
  89. [SI-LIST] AGP testing load, anshu . vij
  90. [SI-LIST] si-list Digest V3 #171, sunil-chandra . kasanyal
  91. [SI-LIST] VNA Calibration, Zhangkun
  92. [SI-LIST] Re: VNA/VSA question, Robert_Washburn
  93. [SI-LIST] Five emerging technologies that will revolutionize high speed systemspresentation at HCA mtg, Eric Bogatin
  94. [SI-LIST] Effective Inductance, Moeller, Merrick
  95. [SI-LIST] Place and Route!!!, gk_raman
  96. [SI-LIST] query., ghori1
  97. [SI-LIST] VISIT MY WEBSITE:http://www.geocities.com/ghori60/ghori.html, ghori1
  98. [SI-LIST] Trace coating!, Pawel Rulikowski
  99. [SI-LIST] Damped voltage oscillation, ueda
  100. [SI-LIST] Re: Trace coating!, art_porter
  101. [SI-LIST] High Speed SoC Bus, manthos labropoulos
  102. [SI-LIST] VIA Capacity, Stradlin Donald
  103. [SI-LIST] Re: VIA Capacity, Clewell, Craig
  104. [SI-LIST] Re: VNA Calibration, D G
  105. [SI-LIST] How to generate unloaded driver waveform, =?big5?b?Sm9obiBMaW4gKKpMtMK31yk=?=
  106. [SI-LIST] PCI input setup time question, marko.pulli
  107. [SI-LIST] Re: How to generate unloaded driver waveform, Beal, Weston
  108. [SI-LIST] Re: VIA Capacity--> This Program was designed by Philli p Restall, Salkow, Steven
  109. [SI-LIST] Question on chassis ground, AAnbazhagan
  110. [SI-LIST] RMCEMC June meeting available for download, Charles Grasso
  111. [SI-LIST] Reducing SSO noise in an FPGA, Fabrizio Zanella
  112. [SI-LIST] Eye display, Dorin
  113. [SI-LIST] Re: Reducing SSO noise in an FPGA, Salkow, Steven
  114. [SI-LIST] Re: VIA Capacity--> This Program was designed by Ph illi p Restall -->Via_Current_spreadsheet_phillip_restall.xls, Salkow, Steven
  115. [SI-LIST] Re: Reducing SSO noise in an FPGA _ Capacitor ESL-values, Bart Bouma
  116. [SI-LIST] Current Return Path, kfrobinson
  117. [SI-LIST] Re: Current Return Path, Loyer, Jeff
  118. [SI-LIST] Paper: Understanding the Importance of Signal Integrity, manthos labropoulos
  119. [SI-LIST] Re: Paper: Understanding the Importance of Signal Integrity, art_porter
  120. [SI-LIST] via ?, Nimish Aggarwal
  121. [SI-LIST] Re: Reducing SSO noise in an FPGA], Scott McMorrow
  122. [SI-LIST] Re: via ?, Abe Riazi
  123. [SI-LIST] I/O standard flexibility, Pushpraj Adhage
  124. [SI-LIST] cmic champion memory controller, karan bagga
  125. [SI-LIST] how to model an oscillator ?, Korcz, Cezary




[ Home | Signup | Help | Login | Archives | Lists ]

All trademarks and copyrights within the FreeLists archives are owned by their respective owners.
Everything else ©2007 Avenir Technologies, LLC.