Go to the FreeLists Home Page Home Signup Help Login
 



Date Index for si-list, 06-2002

[si-list] || [06-2002 Date Index] [06-2002 Thread Index]

[SI-LIST] Re: PCB Stackup - David Hoover
[SI-LIST] Re: Errata Sheet for Wadell's "Transmission Line Design Handbook" - Ken Beach
[SI-LIST] I-V vs V-T endpoints In IBIS - Timothy Coyle
[SI-LIST] New Errata Sheet for Wadell's "Transmission Line Design Handbook" - Ray Anderson
[SI-LIST] Re: PCB stack up - Senthil Selvam
[SI-LIST] Re: I-V vs V-T endpoints In IBIS - Peters, Stephen
[SI-LIST] Re: I-V vs V-T endpoints In IBIS - Ingraham, Andrew
[SI-LIST] SIGRITY Offers Free Service to SI-LIST Community - Teo Yatman
[SI-LIST] commands: - Sanchez, Louis
[SI-LIST] where can i find a book describe the details of the v-i and v-t curves - qzheng
[SI-LIST] helical antenna for GPS - Glory.Tsai
[SI-LIST] Re: I-V vs V-T endpoints In IBIS - Timothy Coyle
[SI-LIST] Re: Using W-element in HSPICE - Steve Corey
[SI-LIST] Re: Using W-element in HSPICE - Steve Corey
[SI-LIST] Re: Decoupling capacitors - Larry Smith
[SI-LIST] Re: Decoupling capacitors - steve weir
[SI-LIST] Re: Decoupling capacitors - Doug Brooks
[SI-LIST] Re: Decoupling capacitors - Larry Smith
[SI-LIST] DDR SSTL-2 Signal Terminations - Anand . Kuriakose
[SI-LIST] Re: DDR SSTL-2 Signal Terminations - Eric Deys
[SI-LIST] Re: DDR SSTL-2 Signal Terminations - Eric Deys
[SI-LIST] Com port - Alokby, Ahmed
[SI-LIST] Re: Com port - Stephen Wu
[SI-LIST] Re: Com port - EVANS,JEFF (HP-Cupertino,ex3)
[SI-LIST] Re: Com port - Muranyi, Arpad
[SI-LIST] Decoupling of HSTL Vref - Aaron Frank
[SI-LIST] 2 kV Capacitor - Chris Padilla
[SI-LIST] SSTL-2 series termination in DDR Applications - Anand . Kuriakose
[SI-LIST] Re: Decoupling capacitors - Craig Twardy
[SI-LIST] Re: SSTL-2 series termination in DDR Applications - Scott McMorrow
[SI-LIST] Re: Using W-element in HSPICE - Nirmal Jain
[SI-LIST] Impedance of Interconnect - Bob Patel
[SI-LIST] Re: Decoupling capacitors - Larry Smith
[SI-LIST] SMA connectors - Bob Patel
[SI-LIST] Re: SMA connectors - Scott McMorrow
[SI-LIST] PCIX A/D WIDTH Min - Brahim Koudssi
[SI-LIST] Re: PCIX A/D WIDTH Min - Scott McMorrow
[SI-LIST] Re: Decoupling capacitors - Knighten, Jim L
[SI-LIST] Re: Using W-element in HSPICE - Steve Corey
[SI-LIST] Questions Concerning BGA Mounting - Paul Levin
[SI-LIST] Re: Questions Concerning BGA Mounting - Anil Pannikkat
[SI-LIST] Re: Questions Concerning BGA Mounting - Pat Diao
[SI-LIST] Re: Decoupling capacitors - Larry Smith
[SI-LIST] Re: SSTL-2 series termination in DDR Applications - Vinu Arumugham
[SI-LIST] Re: 2 kV Capacitor - gurunath vinayakrao kulkarni
[SI-LIST] Job Oppotunities(EMI/EMC engineer, SAIT) - kcnam
[SI-LIST] IBIS conversion - Roger_Wu
[SI-LIST] unsuscribe si-list - Miquel Roca Adrover
[SI-LIST] Re: SSTL-2 series termination in DDR Applications - ANAND KURIAKOSE
[SI-LIST] Re: unsuscribe si-list - Ray Anderson
[SI-LIST] Re: Decoupling capacitors - Michael J. Degerstrom
[SI-LIST] Re: Decoupling capacitors - Paul Levin
[SI-LIST] Re: (no subject) - Umesh Painaik
[SI-LIST] Re: (no subject) - Bill Hargin
[SI-LIST] Re: (no subject) - Ross, Bob
[SI-LIST] Re: (no subject) - Ingraham, Andrew
[SI-LIST] Re: Decoupling capacitors - Larry Smith
[SI-LIST] Re: Decoupling capacitors - Gary Haussmann
[SI-LIST] - John Angulo
[SI-LIST] Re: Decoupling capacitors - Dima Smolyansky
[SI-LIST] Re: SSTL-2 series termination in DDR Applications - gurunath vinayakrao kulkarni
[SI-LIST] SSTL-2 series terminations - Anand . Kuriakose
[SI-LIST] Trace Width @ 3Gb/s - Rudy Sterner
[SI-LIST] SSTL-2 series terminations - rajat . chauhan
[SI-LIST] Re: Trace Width @ 3Gb/s - Rudy Sterner
[SI-LIST] Re: Trace Width @ 3Gb/s - Hassan O. Ali
[SI-LIST] Re: Trace Width @ 3Gb/s - Mustansir Fanaswalla
[SI-LIST] Re: Trace Width @ 3Gb/s - Rudy Sterner
[SI-LIST] Re: Trace Width @ 3Gb/s - Michael_Greim
[SI-LIST] Re: Trace Width @ 3Gb/s - Zabinski, Patrick J.
[SI-LIST] Re: Trace Width @ 3Gb/s - Bob Patel
[SI-LIST] Re: Trace Width @ 3Gb/s - Suresh Sivasubramaniam
[SI-LIST] Re: Trace Width @ 3Gb/s - Yibing Tang
[SI-LIST] Re: Trace Width @ 3Gb/s - Ingraham, Andrew
[SI-LIST] Equalization on Receiver - Khalid Ansari
[SI-LIST] SI Position/Southern Cal - Fred Passmore
[SI-LIST] Re: Trace Width @ 3Gb/s - Scott McMorrow
[SI-LIST] Mutual inductance measurements of voltage drop - Douglas C. Smith
[SI-LIST] Job opportunity - Michael Khusid
[SI-LIST] [IBIS Model] Needed Consultant/Expert at generating IBIS models - Ron Nikel
[SI-LIST] Hardware-Guru.com - Eitan k
[SI-LIST] rs-485 reflection problem - Peterson, James F (FL51)
[SI-LIST] Re: rs-485 reflection problem - Peterson, James F (FL51)
[SI-LIST] Re: [IBIS Model] Needed Consultant/Expert at generating IBIS models - Kim Helliwell
[SI-LIST] 3dB or Knee Frequency - Anand . Kuriakose
[SI-LIST] Re: 3dB or Knee Frequency - Ingraham, Andrew
[SI-LIST] Re: 3dB or Knee Frequency - Clewell, Craig
[SI-LIST] IBIS Packaging - Timothy Coyle
[SI-LIST] Re: 3dB or Knee Frequency - Dagostino, Tom
[SI-LIST] Re: 3dB or Knee Frequency - Zabinski, Patrick J.
[SI-LIST] Re: 3dB or Knee Frequency - Dagostino, Tom
[SI-LIST] Re: [IBIS Model] Needed Consultant/Expert at generating IBIS models - Bill Hargin
[SI-LIST] Copper Fill - RayCaliendo
[SI-LIST] Re: Copper Fill - Scott McMorrow
[SI-LIST] Re: Copper Fill - Ritchey Lee
[SI-LIST] Re: Copper Fill --- correction - Scott McMorrow
[SI-LIST] Re: Copper Fill --- correction - Scott McMorrow
[SI-LIST] Re: Copper Fill --- correction - Jason D Leung
[SI-LIST] SV: Re: Copper Fill --- correction - Anders Ekholm (ERA)
[SI-LIST] Re: SV: Re: Copper Fill --- correction - Alex McPheeters
[SI-LIST] Re: SV: Re: Copper Fill --- correction - Jason D Leung
[SI-LIST] Re: SV: Re: Copper Fill --- correction - Christman, Timothy (STP)
[SI-LIST] Re: SV: Re: Copper Fill --- correction - Mellberg Hans
[SI-LIST] SV: SV: Re: Copper Fill --- correction - Anders Ekholm (ERA)
[SI-LIST] Re: SV: Re: Copper Fill --- correction - Alex McPheeters
[SI-LIST] Re: Copper Fill - Loyer, Jeff W
[SI-LIST] Re: SV: Re: Copper Fill --- correction - James Tidman
[SI-LIST] Re: Copper Fill - Alex McPheeters
[SI-LIST] Re: SV: Re: Copper Fill --- correction - Lieby David
[SI-LIST] Re: Copper Fill --- correction - Ritchey Lee
[SI-LIST] Re: SV: Re: Copper Fill --- correction - Ritchey Lee
[SI-LIST] Re: SV: Re: Copper Fill --- correction - Ritchey Lee
[SI-LIST] Re: SV: Re: Copper Fill --- correction - Ritchey Lee
[SI-LIST] Re: SV: Re: Copper Fill --- correction - Alex McPheeters
[SI-LIST] Re: SV: Re: Copper Fill --- correction - Jeff Jones
[SI-LIST] Re: SV: Re: Copper Fill --- correction - Scott McMorrow
[SI-LIST] Re: Copper Fill --- correction - Ross Jatou
[SI-LIST] Re: Copper Fill --- correction - Scott McMorrow
[SI-LIST] Re: Copper Fill - MikonCons
[SI-LIST] PRBS Current Model - Shiming Wang
[SI-LIST] Upcoming Classes - Recent Threads - Gary Otonari
[SI-LIST] Re: Copper Fill - George Tang
[SI-LIST] Re: Copper Fill - MikonCons
[SI-LIST] SV: Re: SV: Re: Copper Fill --- correction - Anders Ekholm (ERA)
[SI-LIST] Re: Decoupling capacitors - Istvan Novak
[SI-LIST] Re: Copper Fill --- correction - Ritchey Lee
[SI-LIST] Re: SV: Re: SV: Re: Copper Fill --- correction - Ritchey Lee
[SI-LIST] Re: Copper Fill - George Tang
[SI-LIST] Re: Copper Fill - Jim Freeman
[SI-LIST] Re: Copper Fill - MikonCons
[SI-LIST] a hspice w-element error - qzheng
[SI-LIST] about split plane - Perry Qu
[SI-LIST] Re: a hspice w-element error - Michael_Greim
[SI-LIST] Re: about split plane - George Tang
[SI-LIST] Re: Copper Fill - RayCaliendo
[SI-LIST] Re: : May 9th Presentation: "Radiation from Edge Effects in Printe... - Charles R. Patton
[SI-LIST] Re: SV: Re: SV: Re: Copper Fill --- correction - David Hoover
[SI-LIST] hpsice question - qzheng
[SI-LIST] Re: about split plane - Perry Qu
[SI-LIST] Re: si-list Digest V2 #165 - David Erikson
[SI-LIST] Re: si-list Digest V2 #165 - David Erikson
[SI-LIST] Re: PCB Processing Comments - MikonCons
[SI-LIST] Re: PCB Processing Comments - Jim Freeman
[SI-LIST] Re: about split plane - George Tang
[SI-LIST] Re: about split plane - George Tang
[SI-LIST] IBIS model ramp option - John Ellis
[SI-LIST] Re: IBIS model ramp option - Patrick_Carrier
[SI-LIST] reference plane - evillaf
[SI-LIST] Re: reference plane - Michael Nudelman
[SI-LIST] Re: reference plane - James_R_Jones
[SI-LIST] Ghz/Gbs convert - joe nguyen
[SI-LIST] Re: Ghz/Gbs convert - Gutzmann, Michael
[SI-LIST] Re: Ghz/Gbs convert - Gardiner, Scott
[SI-LIST] Re: Ghz/Gbs convert - Michael Nudelman
[SI-LIST] Re: Ghz/Gbs convert - Doug McKean
[SI-LIST] Re: Ghz/Gbs convert - Dagostino, Tom
[SI-LIST] Re: Ghz/Gbs convert - Lewandowski, Bob
[SI-LIST] Re: Ghz/Gbs convert - Doug McKean
[SI-LIST] Re: Ghz/Gbs convert - Patrick_Carrier
[SI-LIST] Re: Ghz/Gbs convert - Yibing Tang
[SI-LIST] Allegro question. - Kipnis, Oleg
[SI-LIST] switching LVDS from loose to tight coupling - Robert Sefton
[SI-LIST] Re: switching LVDS from loose to tight coupling - Michael Nudelman
[SI-LIST] Re: Allegro question. - Bill Dempsey
[SI-LIST] Re: : May 9th Presentation: "Radiation from Edge Effects in Printe... - MikonCons
[SI-LIST] Re: Decoupling capacitors - Martin Euredjian
[SI-LIST] Re: Decoupling capacitors - Robert Sefton
[SI-LIST] Re: Allegro question. - Jeff Seeger
[SI-LIST] Re: Decoupling capacitors - Abe Riazi
[SI-LIST] Re: Decoupling capacitors - Martin Euredjian
[SI-LIST] TR0 to text/mathlab converter for HSPICE 2001.4 - Yehuda Yizraeli
[SI-LIST] decoupling capacitors - Juan Manuel
[SI-LIST] Connexion FPGA-memory - Philippe Robert
[SI-LIST] Re: Connexion FPGA-memory - Michael Khusid
[SI-LIST] Re: Ghz/Gbs convert - Zhou, Xingling (Mick)
[SI-LIST] Re: Ghz/Gbs convert - Patrick_Carrier
[SI-LIST] Re: TR0 to text/mathlab converter for HSPICE 2001.4 - Ray Anderson
[SI-LIST] Re: Ghz/Gbs convert - Zhou, Xingling (Mick)
[SI-LIST] Impedence of Differential Pair Not Over Plane - Ray Gordon
[SI-LIST] Re: Ghz/Gbs convert - Yibing Tang
[SI-LIST] HF return currents + RF energy to EGND = "Hot-box" - Aguiņaga
[SI-LIST] Parasitic extraction and correlation to package delay measurement - Ross Jatou
[SI-LIST] Re: Parasitic extraction and correlation to package delaymeasurement - Ozgur Misman
[SI-LIST] Re: Decoupling capacitors - Istvan Novak
[SI-LIST] Re: Decoupling capacitors - Abe Riazi
[SI-LIST] Impedence of Differential Pair Not Over Plane (Revised) - Ray Gordon
[SI-LIST] AW: Impedence of Differential Pair Not Over Plane (Revised) - Thomas Beneken
[SI-LIST] Asymmetric Coupled Stripline - Ken Taylor
[SI-LIST] Decoupling of diff pair devices - Steeve Gaudreault
[SI-LIST] Re: Asymmetric Coupled Stripline - Ray Anderson
[SI-LIST] modelling of wire as w-element transmission line - Jayanta Choudhury
[SI-LIST] Odd mode impedance - Mir Faiz
[SI-LIST] Re: modelling of wire as w-element transmission line - Ray Anderson
[SI-LIST] Re: Odd mode impedance - Ray Anderson
[SI-LIST] connectors - Juan Manuel
[SI-LIST] Re: connectors - Clewell, Craig
[SI-LIST] Re: Odd mode impedance - Robert_Washburn
[SI-LIST] Re: Decoupling of diff pair devices - Michael Khusid
[SI-LIST] Re: modelling of wire as w-element transmission line - Ted Mido
[SI-LIST] Re: reference plane - Loyer, Jeff W
[SI-LIST] Odd mode impedance - Mir Faiz
[SI-LIST] S-I Candidates - Mahesh Grossman
[SI-LIST] Re: Decoupling capacitors - Martin Euredjian
[SI-LIST] Re: Decoupling capacitors - Istvan Novak
[SI-LIST] Re: reference plane - Ege Engin
[SI-LIST] Re: decoupling capacitors - John Barnes
[SI-LIST] Re: reference plane - Loyer, Jeff W
[SI-LIST] High Speed Design Class from UC Berkeley - Ritchey Lee
[SI-LIST] Re: [SI-LIST]modelling of wire as w element transmission line - Jayanta Choudhury
[SI-LIST] Post Layout Signal Integrity Analysis - Scuba Snail
[SI-LIST] Re: Post Layout Signal Integrity Analysis - Barry Heller
[SI-LIST] Re: Decoupling capacitors - Larry Smith
[SI-LIST] Re: Post Layout Signal Integrity Analysis - Douglas Burns
[SI-LIST] Re: Post Layout Signal Integrity Analysis - McKinley, Jory D
[SI-LIST] Re: Decoupling capacitors - Martin Euredjian
[SI-LIST] Re: modelling of wire as w-element transmission line - Jayanta Choudhury
[SI-LIST] modelling of wires as w-element transmission line - Jayanta Choudhury
[SI-LIST] Re: modelling of wire as w-element transmission line - Ray Anderson
[SI-LIST] Re: modelling of wire as w-element transmission line - MikonCons
[SI-LIST] Re: Post Layout Signal Integrity Analysis - Siva kumar
[SI-LIST] modelling of wire using w-element transmission line - Jayanta Choudhury
[SI-LIST] Re: reference plane - Ritchey Lee
[SI-LIST] Re: Post Layout Signal Integrity Analysis - Bill Hargin
[SI-LIST] Re: Post Layout Signal Integrity Analysis - 胡鹏
[SI-LIST] Hi all - Kedar P. Apte
[SI-LIST] Re: Post Layout Signal Integrity Analysis - Inmyung Song
[SI-LIST] Re: connectors - Inmyung Song
[SI-LIST] Re: Decoupling capacitors - Istvan Novak
[SI-LIST] Re: reference plane - Loyer, Jeff W
[SI-LIST] AC Termination Question - Doug Brooks
[SI-LIST] Re: AC Termination Question - Moran, Brian P
[SI-LIST] Power filtering - Martin Euredjian
[SI-LIST] Re: AC Termination Question - McKinley, Jory D
[SI-LIST] Re: Power filtering - Ray Anderson
[SI-LIST] Signal Integrity Manager needed, Santa Clara, CA; - Mark Apton
[SI-LIST] Signal Integrity Manager needed, Santa Clara, CA - [NVIDIA] - Joshua Hasten
[SI-LIST] Post Layout - Thank you so much - Scuba Snail
[SI-LIST] SI Tools - Ingo Kupper
[SI-LIST] how to decouple this chip (mux and demux ) - qzheng
[SI-LIST] {SI-LIST] help SGMII - s.raja
[SI-LIST] {SI-LIST] help SGMII - s.raja
[SI-LIST] Re: Signal Integrity Manager needed, Santa Clara, CA; - Alex McPheeters
[SI-LIST] Re: Signal Integrity Manager needed, Santa Clara, CA; - Clewell, Craig
[SI-LIST] Berkeley SPICE buffer models? - Mike Mayer
[SI-LIST] Re: SI Tools - CCT20ES
[SI-LIST] Re: Signal Integrity Manager needed, Santa Clara, CA; - Ken Cantrell
[SI-LIST] Re: Signal Integrity Manager needed, Santa Clara, CA; - Rich Peyton
[SI-LIST] Re: Signal Integrity Manager needed, Santa Clara, CA; - Alex McPheeters
[SI-LIST] Re: Signal Integrity Manager needed, Santa Clara, CA; - Mohammad Ali
[SI-LIST] Re: reference plane - Lewandowski, Bob
[SI-LIST] Re: reference plane - Loyer, Jeff W
[SI-LIST] Re: {SI-LIST] help SGMII - Ghazzali Majeed
[SI-LIST] Re: Signal Integrity Manager needed, Santa Clara, CA; - Sanchez, Louis
[SI-LIST] Re: Signal Integrity Manager needed, Santa Clara,C A; - Aubrey_Sparkman
[SI-LIST] Re: Power filtering - Lewandowski, Bob
[SI-LIST] Re: Signal Integrity Manager needed, Santa Clara, C A; - Ken Cantrell
[SI-LIST] Re: Signal Integrity Manager needed, Santa Clara, C A; - Drew
[SI-LIST] Re: Book - Bill Hargin
[SI-LIST] IBIS VT & VI curve verification - Lin Wee




[ Home | Signup | Help | Login | Archives | Lists ]

All trademarks and copyrights within the FreeLists archives are owned by their respective owners.
Everything else ©2007 Avenir Technologies, LLC.