Go to the FreeLists Home Page Home Signup Help Login
 



[si-list] || [Date Prev] [05-2003 Date Index] [Date Next] || [Thread Prev] [05-2003 Thread Index] [Thread Next]

[SI-LIST] Re: SDRAM bus termination

  • From: "Raj, Shankar" <Shankar.Raj@xxxxxxx>
  • To: "'shane.san.miguel@xxxxxxxxx'" <shane.san.miguel@xxxxxxxxx>,si-list@xxxxxxxxxxxxx
  • Date: Fri, 2 May 2003 10:27:08 +0530
Hi Shane,

I am having point-to-point data interconnections between chipset and stacked
DDR's(SSTL2). The length varies from 3 - 5 inches and there is no parallel
termination to 1.25V. The signal quality and timings are fine wrt
simulation, but I would like to know whether there are any implcations of
not using a parallel termination to 1.25V. I read your mail, but couldn't
understand clearly. It will be of great help if u can explain the same.

Thanks and Regards,
Shankar V
Force Computers
Bangalore

-----Original Message-----
From: San Miguel, Shane [mailto:shane.san.miguel@xxxxxxxxx]
Sent: Wednesday, 30 April 2003 1:34 AM
To: ganesancp@xxxxxxxxxxx; si-list@xxxxxxxxxxxxx
Subject: [SI-LIST] Re: SDRAM bus termination



The SDRAM stuff will work fine in point to point config as long as the =
data bus is short.  Shouldn't be a concern even though SSTL specs =
specify a high-z state.  I have no knowledge of the FPGA side of your =
situation but as long as it doesn't use the DQS preamble/postamble to =
set up any data window timings you'll be fine.  You can't do the =
preamble/postamble with point to point.  I've seen point to point SDRAM =
and DDR DRAM on testers using FPGAs and point to point with no issues.  =
Without termination there WILL BE a charge up time for the data bus, 1 =
or two bits worth maybe, depends.  You'll see this represented as the =
high/low swing gradually rising in DC level over a couple of successive =
reads (or bits).  As long as you know this is happening it shouldn't be =
an issue.

Shane San Miguel=20
Product Engineer=20
Platform Memory Operations=20
Intel Corporation=20


=20

=20



-----Original Message-----
From: ganesancp [mailto:ganesancp@xxxxxxxxxxx]
Sent: Tuesday, April 29, 2003 9:33 AM
To: si-list@xxxxxxxxxxxxx
Subject: [SI-LIST] SDRAM bus termination



Hello SI experts,

I am designing a board with one SDR SDRAM and i want to connect this=20
SDRAM to a Xilinx Virtex-E FPGA in another board. SDRAM interface=20
will be working at 120MHz and there is no other component in the bus=20
(point-to-point).=20

Any termination suggested for the data bus and any other SI related=20
issues expected in this configuration?

Regards,
Ganesan

------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:    =20
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages=20
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
 =20
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages 
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  





[ Home | Signup | Help | Login | Archives | Lists ]

All trademarks and copyrights within the FreeLists archives are owned by their respective owners.
Everything else ©2007 Avenir Technologies, LLC.