Go to the FreeLists Home Page Home Signup Help Login
 



Thread Index for si-list, 04-2002

[si-list] || [04-2002 Date Index] [04-2002 Thread Index]

  1. [SI-LIST] PCB via simulations, Thomas Beneken
  2. [SI-LIST] Re: PCB via simulations, Dan Swanson
  3. [SI-LIST] Re: Importance of Package Height, Istvan Novak
  4. [SI-LIST] Delay between signal and trigger, Khalid Ansari
  5. [SI-LIST] Off Track system question, Doug Brooks
  6. [SI-LIST] Re: Off Track system question, Loyer, Jeff W
  7. [SI-LIST] -ve Setup Time and Hold time., s.j
  8. [SI-LIST] AW: S-parameter to SPICE, Thomas Beneken
  9. [SI-LIST] Interactive IFS-PRO, pwelling
  10. [SI-LIST] SpeccraQuest ESPICE Resistor pack delay, Keskinen, Kai
  11. [SI-LIST] Printed wiring board to chassis coupling, Douglas C. Smith
  12. [SI-LIST] rGMII simulation model, Bram Dobbelaar
  13. [SI-LIST] PCI V2.2 output drive and slew rate question, Fritz, Karl E.
  14. [SI-LIST] Re: backplane connector, Bergey, Dana
  15. [SI-LIST] Re: ConceptHDL -> BLAST (EDIF), Chuck Reynolds
  16. [SI-LIST] High Data Rate Cables, Giovanni Galiero
  17. [SI-LIST] Re: High Data Rate Cables, James_R_Jones
  18. [SI-LIST] Re: Need for SI Service Bureaus?, Barry Katz
  19. [SI-LIST] Connector simulation model, Siva kumar
  20. [SI-LIST] Crosstalk on coupled striplines, Ched-Chang Chai
  21. [SI-LIST] Re: Connector simulation model, Nash, Tim J (FL51)
  22. [SI-LIST] SV: Connector simulation model, Anders Ekholm (ERA)
  23. [SI-LIST] Allegro ?, Kipnis, Oleg
  24. [SI-LIST] Re: Allegro ?, Michael Khusid
  25. [SI-LIST] Signal Integrity/High speed design course in India, Joe Young
  26. [SI-LIST] Re: IBIS Model Quality (or lack thereof), Gregory R Edlund
  27. [SI-LIST] High Data Rate Cables (II), Giovanni Galiero
  28. [SI-LIST] Spice models encryption, Rotem Gazit
  29. [SI-LIST] Re: Spice models encryption, Clewell, Craig
  30. [SI-LIST] Why does lamination fail to prevent eddy currents at high frequencies?, Steve Rogers
  31. [SI-LIST] Impedance of microstrip with/without GND plane, Bob Patel
  32. [SI-LIST] Minimum Tracelength, Joe Young
  33. [SI-LIST] what is the conductivity of a dielectric?, Patrick_Carrier
  34. [SI-LIST] Re: what is the conductivity of a dielectric?, Greg Beck
  35. [SI-LIST] Max operating temps., Rich Peyton
  36. [SI-LIST] PCI Buffer Slew Rate, Gil Gafni
  37. [SI-LIST] Open Source Waveform Viewer for HSPICE, Kim Helliwell
  38. [SI-LIST] Re: Open Source Waveform Viewer for HSPICE, raymonda
  39. [SI-LIST] 0201 Components, pwelling
  40. [SI-LIST] SSO pushout, Lin Wee
  41. [SI-LIST] Re: SSO pushout, Ed Priest
  42. [SI-LIST] Description of Gerber Format Files, Adeel Malik
  43. [SI-LIST] WG: Description of Gerber Format Files, Thomas Beneken
  44. [SI-LIST] hi, sjs
  45. [SI-LIST] Source-Synchronous Interface, Shankar . Raj
  46. [SI-LIST] Gil Gafne are you out there?, Alex McPheeters
  47. [SI-LIST] Re: Source-Synchronous Interface, Ingraham, Andrew
  48. [SI-LIST] Long simulation diverges, Hassan O. Ali
  49. [SI-LIST] Re: Terminating a branched clock line, Bill Hargin
  50. [SI-LIST] HSPICE IBIS simulation of MPC948 clock driver has non-monotonic waveform: help please, Fred U. Rosenberger
  51. [SI-LIST] ROUTING OF A SECOND PCI DEVICE ON AN EXPANSION SLOT, Suchitha . V
  52. [SI-LIST] Impedance calcuation, Joe Young
  53. [SI-LIST] Re: Impedance calcuation, James_R_Jones
  54. [SI-LIST] SV: Impedance calcuation, Anders Ekholm (ERA)
  55. [SI-LIST] does changing the edge of board profile help, Raseel Mohamed
  56. [SI-LIST] Re: SSO pushout, ground bounce definition, Larry Smith
  57. [SI-LIST] test, Drew
  58. [SI-LIST] Test message - DELETE, Ray Anderson
  59. [SI-LIST] Test - Delete before reading...., Ray Anderson
  60. [SI-LIST] Run Scheduled Drivers IBIS models on HSPICE 2001.4, Chan, Michael
  61. [SI-LIST] Re: Measuring propagation delay on PWB interconnects, Loyer, Jeff W
  62. [SI-LIST] Re: Run Scheduled Drivers IBIS models on HSPICE 2001.4, Linnenbruegger Dirk
  63. [SI-LIST] PCI question, SEOW,ERWIN-SP (HP-Singapore,ex6)
  64. [SI-LIST] Series Termination Question, Bill Reams
  65. [SI-LIST] Re: Series Termination Question, Zabinski, Patrick J.
  66. [SI-LIST] Package options/measurements for substrate noise reduction, Yehuda Yizraeli
  67. [SI-LIST] FW: Re: Series Termination Question, Mike Cantwell
  68. [SI-LIST] PCB FABRICATION DETAILS, Adeel Malik
  69. [SI-LIST] This is a test msg., jin shi
  70. [SI-LIST] Looking for someone, fullname
  71. [SI-LIST] AW: Re: Run Scheduled Drivers IBIS models on HSPICE 2001.4, Linnenbruegger Dirk
  72. [SI-LIST] Measuring propagation delay on PWB interconnects, Eric Bogatin
  73. [SI-LIST] Re: Package options/measurements for substrate noise reduction, Tom Zimmerman
  74. [SI-LIST] Power and ground noise measurement., Moore Mo (modaochun)
  75. [SI-LIST] gnd planes connection, Stefano Riccardi
  76. [SI-LIST] test message., jin shi
  77. [SI-LIST] Test for my subscription, jin shi
  78. [SI-LIST] Driving current, Ched-Chang Chai
  79. [SI-LIST] Re: Driving current, Yehuda Yizraeli
  80. [SI-LIST] SI software in use or to recommend, Greg Beck
  81. [SI-LIST] Clock signal termination, Lucas Bossetti
  82. [SI-LIST] CAT-5 cable characteristics, zanella, fabrizio
  83. [SI-LIST] [SI-LIST]: Wired-AND VS Wired-OR logic, Anand . Kuriakose
  84. [SI-LIST] Re: Clock signal termination, Ingraham, Andrew
  85. [SI-LIST] [Re: [SI-LIST]: Wired-AND VS Wired-OR logic], Abhijit Mahajan
  86. [SI-LIST] Re: Wired-AND VS Wired-OR logic, Ingraham, Andrew
  87. [SI-LIST] Parametric sweep in Scratch pad, Sivakumar S. - CTD, Chennai.
  88. [SI-LIST] Ibis model motorola 68040?, Javier del Valle
  89. [SI-LIST] Clock and data/Address signals simulation, Joe Young
  90. [SI-LIST] Eric Bogatin's article, Sainath Nimmagadda
  91. [SI-LIST] Looking for a Sr Level SI Engineer, ed . smay
  92. [SI-LIST] Eric Bogatin's article on transmission line characteristic impedance, Eric Bogatin
  93. [SI-LIST] kapton coaxial cable heating question., C Deibele
  94. [SI-LIST] Trace Bends, Ched-Chang Chai
  95. [SI-LIST] Re: Trace Bends, Wojciech_Babij
  96. [SI-LIST] Complex topology, Lucas Bossetti
  97. [SI-LIST], Jan Vercammen
  98. [SI-LIST] Comment on Radiation from Bends, Christian Schuster




[ Home | Signup | Help | Login | Archives | Lists ]

All trademarks and copyrights within the FreeLists archives are owned by their respective owners.
Everything else ©2007 Avenir Technologies, LLC.