
|
[si-list]
||
[Date Prev]
[03-2007 Date Index]
[Date Next]
||
[Thread Prev]
[03-2007 Thread Index]
[Thread Next]
[SI-LIST] Re: How to Route XFP 10G electrical trace?
- From: Jeff Seeger <jseeger@xxxxxxxxxxxxxx>
- To: si-list@xxxxxxxxxxxxx
- Date: Fri, 09 Mar 2007 12:13:49 -0500
Msg: #4 in digest
Subject: [SI-LIST] How to Route XFP 10G electrical trace?
Date: Thu, 8 Mar 2007 11:14:50 -0600
From: "CHUNG Yee" <Yee.Chung@xxxxxxxxxxxxxxxxxx>
> snip <
> Based on internal discussion, we have some concern on the
> rear EMI gasket of the XFP cage that might scratch-off the solder-mask
> over time due to vibration hence short these traces to Gnd! However, I
> have check various vendors test board and even the Intel reference test
> board in the XFP MSA are using this method!
> snip <
Soldermask should not be relied upon as a mechanical
insulator, as your instincts incline. This does not
stop the practice though, until a product gets fully
scrutinized with respect to a comprehensive spec.
If the gasket can't be relieved in this exact area, I
would suggest a bit of Kapton tape where you cross it.
--
Jeff Seeger Applied CAD Knowledge Inc
Chief Technical Officer Tyngsboro, MA 01879
jseeger "at" appliedcad "dot" com 978 649 9800
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List technical documents are available at:
http://www.si-list.net
List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
|

|