
|
[si-list]
||
[Date Prev]
[03-2005 Date Index]
[Date Next]
||
[Thread Prev]
[03-2005 Thread Index]
[Thread Next]
[SI-LIST] A question on DDR Clock
- From: MJA <mja.lists@xxxxxxxxx>
- To: SI List <si-list@xxxxxxxxxxxxx>
- Date: Tue, 1 Mar 2005 11:45:07 -0500
Hello everyone,
I have a question about VID (AC) measurement of CK/CK# signals of DDR1.
Spec calls for a min value of 0.7 V for this parameter.
My question is at what point after the Ck/CK#crossing, this parameter
is to be measured to see whether it meets the spec? Or is it just the
peak to peak?
thanks,
Joseph A.
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List FAQ wiki page is located at:
http://si-list.org/wiki/wiki.pl?Si-List_FAQ
List technical documents are available at:
http://www.si-list.org
List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
|

|