
|
[si-list]
||
[Date Prev]
[02-2008 Date Index]
[Date Next]
||
[Thread Prev]
[02-2008 Thread Index]
[Thread Next]
[SI-LIST] Re: Random behaiour of Virtex 4 FPGA
- From: mdexter@xxxxxxxxxxxx
- To: si-list@xxxxxxxxxxxxx
- Date: Tue, 12 Feb 2008 10:24:21 -0800 (PST)
> Hello,
>
> If you haven't already tried perhaps you would see, as we do,
> that selecting "Pulse PROG", which clears the device configuration memory
> prior to initiating the configuration sequence, avoids some strange
> behavior during reprogramming.
>
> With 1 of our Virtex 2Pro boards in particular, which has an undersized
> DC-DC supply and a poor PDN, the DC-DC converter will shut itself off
> if we don't use "Pulse PROG".
>
> Matt
>
>> Hi Vijayan,
>>
>> Are you using MGTs by any chance? If you power up every MGT in this part
>> as
>> Xilinx recommends to prevent them from damage due to the static
>> behaviour
>> anomaly, your power supply will see huge load...
>>
>> Also, have you tried more than one card? Have you asked your PCB
>> assembler
>> to do an X-ray of how the FPGA mounted?
>>
>> Finally, a better place for this kind of questions would be the
>> comp.arch.fpga newsgroup.
>>
>>
>> /Mikhail
>>
>>
>>
>>
>>> Hi all,
>>> I am using Virtex 4 FPGA (XC4VFX100) in our application. In this, we
>>> find
>>> some random behaiour of FPGA.
>>>
>>> Whenever the bit file is loaded into the FPGA, there is a drop in core
>>> voltage(power module getting shutdown).Bit file gives such random
>>> behaviour uses particular three banks for its logic. Here we thought
>>> like
>>> this, it may be due to any internal damage in FPGA IOBs around that
>>> three
>>> banks.
>>>
>>> Here is the few points added,
>>>
>>> * We tried with a bit file that has high logic utilization (logic is
>>> not
>>> on that faulty banks. it uses other banks). It works fine.
>>> * Also we tried some other bit files with low logic utilization using
>>> that
>>> banks is working properly (power won't disturbed).
>>> * Whatever signals from that faulty banks are not shorted with VCC/GND.
>>> We
>>> probed it.
>>> * Good core voltage power solution.
>>>
>>> Pls suggest me the solution to identify the exact source of that random
>>> behaviour.
>>>
>>> Regards,
>>> Vijayan Sivamani
>>
>> ------------------------------------------------------------------
>> To unsubscribe from si-list:
>> si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
>>
>> or to administer your membership from a web page, go to:
>> http://www.freelists.org/webpage/si-list
>>
>> For help:
>> si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
>>
>>
>> List technical documents are available at:
>> http://www.si-list.net
>>
>> List archives are viewable at:
>> http://www.freelists.org/archives/si-list
>> or at our remote archives:
>> http://groups.yahoo.com/group/si-list/messages
>> Old (prior to June 6, 2001) list archives are viewable at:
>> http://www.qsl.net/wb6tpu
>>
>>
>>
>
>
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field
or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list
For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field
List technical documents are available at:
http://www.si-list.net
List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
|

|