Go to the FreeLists Home Page Home Signup Help Login
 



[si-list] || [Date Prev] [02-2005 Date Index] [Date Next] || [Thread Prev] [02-2005 Thread Index] [Thread Next]

[SI-LIST] a simple question

  • From: "ahmad_s03" <ahmad_s03@xxxxxxxxx>
  • To: si-list@xxxxxxxxxxxxx
  • Date: Tue, 01 Feb 2005 07:28:39 -0000
Hello friends,

Hope everyone is doing fine. Can anyone give me a jump start on how 
to use PLD (Programmable Logic design) in the PROTEL. What is it ... 

Is it the glue logic to minimize some software overhead ... Or is it 
something similar to Verilog (FPGA) .... 

Regards
Ahmad



------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request@xxxxxxxxxxxxx with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request@xxxxxxxxxxxxx with 'help' in the Subject field

List FAQ wiki page is located at:
                http://si-list.org/wiki/wiki.pl?Si-List_FAQ

List technical documents are available at:
                http://www.si-list.org

List archives are viewable at:     
                http://www.freelists.org/archives/si-list
or at our remote archives:
                http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
                http://www.qsl.net/wb6tpu
  





[ Home | Signup | Help | Login | Archives | Lists ]

All trademarks and copyrights within the FreeLists archives are owned by their respective owners.
Everything else ©2007 Avenir Technologies, LLC.