Go to the FreeLists Home Page Home Signup Help Login
 



Date Index for si-list, 01-2006

[si-list] || [01-2006 Date Index] [01-2006 Thread Index]

[SI-LIST] Test PCB structures - Jim Antonellis
[SI-LIST] Re: Test PCB structures - Istvan Novak
[SI-LIST] Re: Test PCB structures - Zabinski, Patrick J.
[SI-LIST] Re: PCI-X 1.0a simulation - Sanchayan Sinha
[SI-LIST] Re: PCI-X 1.0a simulation - Lynne D. Green
[SI-LIST] SI Jobs in Austin, TX - Brent Rogers
[SI-LIST] Re: PCI-X 1.0a simulation - Muranyi, Arpad
[SI-LIST] SI Contract With Intel in Chandler, AZ - James Van
[SI-LIST] IBIS modelling in PSpice - nrpatel
[SI-LIST] Re: IBIS modelling in PSpice - Muranyi, Arpad
[SI-LIST] Re: IBIS modelling in PSpice - George Peterson
[SI-LIST] how to model frequency dependent resistor using hspice? - Wang Dustin
[SI-LIST] Connector impedance mismatch - danielesperante1
[SI-LIST] Paksi-E Model Dielectric Constants - Peter Harper
[SI-LIST] Re: Paksi-E Model Dielectric Constants - David Greig
[SI-LIST] Re: how to model frequency dependent resistor using hspice? - Raj Raghuram
[SI-LIST] Type of Driver - Chandra Kanth
[SI-LIST] differential pairs on backplane connectors - Stephen Greenhalgh
[SI-LIST] European IBIS Summit At DATe 2006 - Second Call for Paper/Call for Participation - Ralf Bruening
[SI-LIST] FW: IBIS modelling in PSpice - Chris Schmolze
[SI-LIST] Re: XAUI - Brian Von Herzen
[SI-LIST] Re: Paksi-E Model Dielectric Constants - Ken Willis
[SI-LIST] Re: XAUI - Ken Cantrell
[SI-LIST] METASTABILITY - Somesh Dhavala
[SI-LIST] Re: Test PCB structures - Loyer, Jeff
[SI-LIST] Re: FW: IBIS modelling in PSpice - Muranyi, Arpad
[SI-LIST] Re: METASTABILITY - Muranyi, Arpad
[SI-LIST] Re: Test PCB structures - Jim Antonellis
[SI-LIST] Re: METASTABILITY - Jim Antonellis
[SI-LIST] Re: METASTABILITY - Somesh Dhavala
[SI-LIST] Re: FW: IBIS modelling in PSpice - Raj Raghuram
[SI-LIST] Re: METASTABILITY - Peterson, James F (FL51)
[SI-LIST] Re: Type of Driver - Jim Antonellis
[SI-LIST] Re: FW: IBIS modelling in PSpice - Chris Schmolze
[SI-LIST] Re: METASTABILITY - Muranyi, Arpad
[SI-LIST] Re: IBIS modelling in PSpice - Lynne D. Green
[SI-LIST] Re: FW: IBIS modelling in PSpice - Muranyi, Arpad
[SI-LIST] Re: FW: IBIS modelling in PSpice - Kamran Azizi
[SI-LIST] Re: differential pairs on backplane connectors - Julian Ferry
[SI-LIST] Re: METASTABILITY - Alex Horvath
[SI-LIST] Re: differential pairs on backplane connectors - Bert Simonovich
[SI-LIST] small changes, big effects - Doug Smith
[SI-LIST] FW: Re: FW: IBIS modelling in PSpice - Chris Schmolze
[SI-LIST] Re: IBIS modelling in PSpice - nrpatel
[SI-LIST] Maximum frequency consideration for high-speed digital analysis o f differential signals - rula . bakleh
[SI-LIST] Re: METASTABILITY - Derek Walton
[SI-LIST] Re: METASTABILITY - john
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - Tom Dagostino
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - Cortex.Chen
[SI-LIST] Re: how to model frequency dependent resistor using hspice? - Wang Dustin
[SI-LIST] Re: METASTABILITY - Somesh Dhavala
[SI-LIST] Re: METASTABILITY - Andrew Ingraham
[SI-LIST] Application different between Bus Switch and Bus Transceiver - #CHUANG KENG HUA#
[SI-LIST] Re: METASTABILITY - Peterson, James F (FL51)
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - Ed Sayre III
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - art_porter
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - Grossman, Brett
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - art_porter
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - Scott McMorrow
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - Lynne D. Green
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - Scott McMorrow
[SI-LIST] Re: si-list Digest V6 #4 - Daniel Jones
[SI-LIST] Re: METASTABILITY - Mike Greim
[SI-LIST] IBIS in PSpice - Lynne D. Green
[SI-LIST] Re: METASTABILITY - Hal Murray
[SI-LIST] preferred math package? - Zabinski, Patrick J.
[SI-LIST] Re: METASTABILITY - Jon Keeble
[SI-LIST] So you want to be a consultant - Doug Smith
[SI-LIST] Re: si-list Digest V6 #4 - Sanchayan Sinha
[SI-LIST] Re: So you want to be a consultant - Jason Stubbs
[SI-LIST] Re: si-list Digest V6 #4 - Hal Murray
[SI-LIST] Re: si-list Digest V6 #4 - Tom Dagostino
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - Cortex.Chen
[SI-LIST] about ibis model validation - zheng qi
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - Tom Dagostino
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - Cortex.Chen
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - Cortex.Chen
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - steve weir
[SI-LIST] An si-list meeting at DesignCon 2006 - Peterson, James F (FL51)
[SI-LIST] Re: METASTABILITY - Tran, Deanne (FL51)
[SI-LIST] Re: METASTABILITY - Tom Biggs
[SI-LIST] Re: METASTABILITY - ariazi
[SI-LIST] Re: METASTABILITY - Peterson, James F (FL51)
[SI-LIST] Re: METASTABILITY - steve weir
[SI-LIST] Re: Maximum frequency consideration for high-speed digital analysis of differential signals - Dr. Howard Johnson
[SI-LIST] Re: So you want to be a consultant - Doug Smith
[SI-LIST] EMCS-SCV Chapter Meeting, Tuesday January 10, 2006 - Ahmad Fallah
[SI-LIST] SI Job posting Vancouver BC Canada PMC-Sierra - Barry Rowland
[SI-LIST] Re: METASTABILITY - Edi Fraiman
[SI-LIST] Re: preferred math package? (summary) - Zabinski, Patrick J.
[SI-LIST] Inter Symbol Interference - Chandra Kanth
[SI-LIST] Inter Symbol Interference (ISI) - Chandra Kanth
[SI-LIST] Inter Symbol Interference (ISI). - Chandra Kanth
[SI-LIST] Job Posting - Amphenol Corp, Sidney, NY - John Birkett
[SI-LIST] Re: preferred math package? (summary) - Aubrey_Sparkman
[SI-LIST] Re: METASTABILITY - Haller, Robert
[SI-LIST] Opening for experienced SI engineer in San Diego - Michalka, Tim
[SI-LIST] Re: METASTABILITY - Dr. Howard Johnson
[SI-LIST] 6 Layer microvia stackup - Andrew Seddon
[SI-LIST] Re: 6 Layer microvia stackup - Jon Keeble
[SI-LIST] Re: Inter Symbol Interference (ISI). - Yuming Cheng
[SI-LIST] Update on Pulse Research Lab clock divider sample - Tang, George
[SI-LIST] Re: 6 Layer microvia stackup - Dhiraj Kiran
[SI-LIST] PCB Impedance Failure - Clayton Wrobel
[SI-LIST] Re: PCB Impedance Failure - Clewell, Craig
[SI-LIST] Re: PCB Impedance Failure - Zabinski, Patrick J.
[SI-LIST] Re: PCB Impedance Failure - Mikhail Matusov
[SI-LIST] Re: preferred math package? (summary) - Wenzel Robert-r37657
[SI-LIST] Re: PCB Impedance Failure - Andrew Ingraham
[SI-LIST] Re: preferred math package? (summary) - Lynne D. Green
[SI-LIST] ASIC Pinout / Package - nrpatel
[SI-LIST] Re: PCB Impedance Failure - Aubrey_Sparkman
[SI-LIST] EMI/EMC Test - sunil.mekad
[SI-LIST] Re: METASTABILITY - art_porter
[SI-LIST] Re: [Bulk] Re: PCB Impedance Failure - Kai Keskinen
[SI-LIST] unsubscribe - Allan Davidson
[SI-LIST] Re: [Bulk] Re: PCB Impedance Failure - Tom Dagostino
[SI-LIST] Quick analysis of a branched nets - Fields, Brian
[SI-LIST] Re: preferred math package? (summary) - Pramod Parameswaran
[SI-LIST] Heat Dissipation Factor - VSelvasuganthi
[SI-LIST] Part 2So You Want to be a Consultant - Doug Smith
[SI-LIST] Re: [Bulk] Re: PCB Impedance Failure - Stefan Ludwig
[SI-LIST] Re: [Bulk] Re: PCB Impedance Failure - Ken Cantrell
[SI-LIST] OT: RoHS and Lead - Martin Euredjian
[SI-LIST] Overshoot / Undershoot - Andrew Seddon
[SI-LIST] Re: Overshoot / Undershoot - Bill . Cohen
[SI-LIST] Re: Overshoot / Undershoot - Dagmara Avanindra
[SI-LIST] Re: differential pairs on backplane connectors - jain.nitin
[SI-LIST] Re: OT: RoHS and Lead - Chandra Kanth
[SI-LIST] Re: OT: RoHS and Lead - Ravindra Johari
[SI-LIST] Re: Overshoot / Undershoot - Sanchayan Sinha
[SI-LIST] Re: Heat Dissipation Factor - john matt
[SI-LIST] SI Modeling Tutorial/Survey at PCI SIG DevCon-Europe and DesignCon 2006 - Pratt, Gary
[SI-LIST] Re: Overshoot / Undershoot - Ken Willis
[SI-LIST] Re: Overshoot / Undershoot - Nash, Tim J (FL51)
[SI-LIST] Re: Overshoot / Undershoot - Ing. Giancarlo Guida
[SI-LIST] Re: Overshoot / Undershoot - Symon
[SI-LIST] Immediate Signal Integrity Engineer Opening at Xilinx Inc. San Jose - Ray Anderson
[SI-LIST] Re: Overshoot / Undershoot - Bill . Cohen
[SI-LIST] Re: Overshoot / Undershoot - Tom Dagostino
[SI-LIST] Re: Overshoot / Undershoot - Andrew Seddon
[SI-LIST] Re: [Bulk] Re: PCB Impedance Failure - Ihsan Erdin
[SI-LIST] Re: Overshoot / Undershoot - Scott McMorrow
[SI-LIST] Introduction to Microelectronics Packaging course at San Jose State - Raj Raghuram
[SI-LIST] Re: [Bulk] Re: PCB Impedance Failure - Dr. Edward P. Sayre
[SI-LIST] Can anyone send me the BCM5466SR IBIS model - Peter Zhu
[SI-LIST] Re: Can anyone send me the BCM5466SR IBIS model - Scott McMorrow
[SI-LIST] How to use S-parameter accurately - TerenceHsieh
[SI-LIST] Re: Can anyone send me the BCM5466SR IBIS model - Yuming Cheng
[SI-LIST] Engineering Influence - Doug Smith
[SI-LIST] Re: How to use S-parameter accurately - Bi Han
[SI-LIST] SPI 2006 - Call for Papers - Andre Grabinski
[SI-LIST] Re: Overshoot / Undershoot - Pratt, Gary
[SI-LIST] Loop Inductance - jen guest
[SI-LIST] Buffer placement - Babid A
[SI-LIST] Eye diagram - Stephen Greenhalgh
[SI-LIST] Re: Loop Inductance - john matt
[SI-LIST] Re: Eye diagram - jose_moreira
[SI-LIST] Re: Overshoot / Undershoot - Andrew Seddon
[SI-LIST] Reflection around threshold point - Andrew Seddon
[SI-LIST] Re: Eye diagram - Peterson, James F (FL51)
[SI-LIST] Re: Eye diagram - Peterson, James F (FL51)
[SI-LIST] Re: Eye diagram - David Instone
[SI-LIST] Series termination greater than the characteristic impedance? - aminotg
[SI-LIST] Length of Discontinuity - Andrew Seddon
[SI-LIST] Re: Length of Discontinuity - Curt McNamara
[SI-LIST] Re: Series termination greater than the characteristic impedance? - Ken Cantrell
[SI-LIST] Re: Series termination greater than the characteristic impedance? - Grasso, Charles
[SI-LIST] Multiple SI/characterization engineer positions at Altera (San Jose, CA) - Geping Liu
[SI-LIST] Re: si-list Digest V6 #14 - Clayton Wrobel
[SI-LIST] Re: si-list Digest V6 #14 - Grasso, Charles
[SI-LIST] Re: Series termination greater than the characteristic impedance? - Doug Brooks
[SI-LIST] Length matching on Gb lines - richard moffat
[SI-LIST] Re: Length matching on Gb lines - richard moffat
[SI-LIST] Re: Length matching on Gb lines - richard moffat
[SI-LIST] Re: Series termination greater than the characteristic impedance? - Cortex.Chen
[SI-LIST] Questions concerning DC-block Caps and coaxial optical packages ( ROSA/TOSA) - Bernard Harris
[SI-LIST] Re: Series termination greater than the characteristic impedance? - Gilles Aminot
[SI-LIST] Re: Series termination greater than the characteristic impedance? - Stephen Zinck
[SI-LIST] Re: Questions concerning DC-block Caps and coaxial optical packages ( ROSA/TOSA) - 张胜利
[SI-LIST] Re: Length matching on Gb lines - richard moffat
[SI-LIST] Re: Overshoot / Undershoot - Andrew Ingraham
[SI-LIST] Rest mail Please ignore - Kedar P Apte
[SI-LIST] Decoupling Cap. Strategies. - Kedar P Apte
[SI-LIST] Re: Decoupling Cap. Strategies. - Zhangkun
[SI-LIST] Re: Decoupling Cap. Strategies. - John Barnes
[SI-LIST] Re: Overshoot / Undershoot - Peterson, James F (FL51)
[SI-LIST] It's Just a Small Design Change! - Doug Smith
[SI-LIST] Best device model to learn SI - john matt
[SI-LIST] Re: Best device model to learn SI - Hargin, Bill
[SI-LIST] Re: Best device model to learn SI - Jerry Martinson
[SI-LIST] SI Job Posting Optimal Corporation - Henry J. Campbell
[SI-LIST] Spice measurements - Adrianna
[SI-LIST] test - Aubrey_Sparkman
[SI-LIST] -3dB at S21 graph - ma mu
[SI-LIST] Re: -3dB at S21 graph - Tom Dagostino
[SI-LIST] Re: -3dB at S21 graph - Jian X. Zheng
[SI-LIST] Capacitance - ma mu
[SI-LIST] Re: Capacitance - Scott McMorrow
[SI-LIST] Re: Capacitance - Jian X. Zheng
[SI-LIST] Re: -3dB at S21 graph - Kai Keskinen
[SI-LIST] Job Opening at Intel Santa Clara, CA. - Chee Chung
[SI-LIST] Re: test - Kedar P Apte
[SI-LIST] Signal Integrity Engineer position-Intel Corporation, Chandler, AZ - Clock, StevenX A
[SI-LIST] What makes a good technical course/seminar? - Doug Smith
[SI-LIST] Short term consulting - Jory McKinley
[SI-LIST] test - Kamran Azizi
[SI-LIST] cml specifications - david stern
[SI-LIST] Ethernet standards coding and data frequency - Jean_Pierre . Bouthemy
[SI-LIST] differential impedance - Stephen Greenhalgh
[SI-LIST] Opinions wanted on Signal Integrity analysis tools - tom_cip_11551
[SI-LIST] Re: Opinions wanted on Signal Integrity analysis tools - Kai Keskinen
[SI-LIST] Re: Opinions wanted on Signal Integrity analysis tools - Ing. Giancarlo Guida
[SI-LIST] Re: Opinions wanted on Signal Integrity analysis tools - Dorin Oprea
[SI-LIST] Re: Opinions wanted on Signal Integrity analysis tools - Grasso, Charles
[SI-LIST] Re: differential impedance - Dr. Edward P. Sayre
[SI-LIST] Re: Opinions wanted on Signal Integrity analysis tools - Scott McMorrow
[SI-LIST] Re: Opinions wanted on Signal Integrity analysis tools - Antselovitch Joseph
[SI-LIST] SPI 2006 - Deadline Extension - Andre Grabinski
[SI-LIST] Boston Area Job Opening - Bill Kofoed




[ Home | Signup | Help | Login | Archives | Lists ]

All trademarks and copyrights within the FreeLists archives are owned by their respective owners.
Everything else ©2007 Avenir Technologies, LLC.